

# AT8A513J

---

## 6 I/O 8-bit EPROM-Based MCU

**Version 1.4**

**Nov. 28, 2025**

---

ATW TECHNOLOGY CO. reserves the right to change this document without prior notice. Information provided by ATW is believed to be accurate and reliable. However, ATW makes no warranty for any errors which may appear in this document. Contact ATW to obtain the latest version of device specifications before placing your orders. No responsibility is assumed by ATW for any infringement of patent or other rights of third parties which may result from its use. In addition, ATW products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of ATW.

## Revision History

<b>Version</b>	<b>Date</b>	<b>Description</b>	<b>Modified Page</b>
1.0	2025/02/27	Formal release.	-
1.1	2025/05/26	Updated Comparator section.	53
1.2	2025/06/09	Update VIH value.	6, 9, 75, 76
1.3	2025/08/25	1. Updated Wide operating voltage range.	6, 8
		2. Update Vref hardware connection & LVD block diagram figure.	54
		3. Updated F <sub>INST</sub> define of VDD (Operating voltage).	74
		4. Update Recommended Operating Voltage.	82
1.4	2025/11/28	1. Updated Comparator / LVD Characteristics.	76
		2. Updated Recommended Operating Voltage.	82

## Table of Contents

1.1 功能 .....	6
<b>1. General Description .....</b>	<b>8</b>
1.1 Features .....	8
1.2 Block Diagram .....	11
1.3 Pin Assignment .....	11
1.4 Pin Description .....	12
<b>2. Memory Organization .....</b>	<b>13</b>
2.1 Program Memory .....	13
2.2 Data Memory .....	14
<b>3. Function Description .....</b>	<b>17</b>
3.1 R-page Special Function Register .....	17
3.1.1 <i>INDF (Indirect Addressing Register)</i> .....	17
3.1.2 <i>TMR0 (Timer0 Register)</i> .....	17
3.1.3 <i>PCL (Low Byte of PC[9:0])</i> .....	17
3.1.4 <i>STATUS (Status Register)</i> .....	18
3.1.5 <i>FSR (Register File Selection Register)</i> .....	18
3.1.6 <i>PortB (PortB Data Register)</i> .....	19
3.1.7 <i>PCON (Power Control Register)</i> .....	19
3.1.8 <i>BWUCON (PortB Wake-up Control Register)</i> .....	20
3.1.9 <i>PCHBUF (High Byte of PC)</i> .....	20
3.1.10 <i>BPLCON (PortB Pull-Low Resistor Control Register)</i> .....	20
3.1.11 <i>BPHCON (PortB Pull-High Resistor Control Register)</i> .....	20
3.1.12 <i>INTE (Interrupt Enable Register)</i> .....	21
3.1.13 <i>INTF (Interrupt Flag Register)</i> .....	21
3.2 T0MD Register .....	22
3.3 F-page Special Function Register .....	23
3.3.1 <i>IOSTB (PortB I/O Control Register)</i> .....	23
3.3.2 <i>PS0CV (Prescaler0 Counter Value Register)</i> .....	23
3.3.3 <i>BODCON (PortB Open-Drain Control Register)</i> .....	24
3.3.4 <i>CMPCR (Comparator voltage select Control Register)</i> .....	24
3.3.5 <i>PCON1 (Power Control Register1)</i> .....	25
3.4 S-page Special Function Register .....	26

3.4.1	TMR1 (Timer1 Register) .....	26
3.4.2	T1CR1 (Timer1 Control Register1) .....	26
3.4.3	T1CR2 (Timer1 Control Register2) .....	27
3.4.4	PWM1DUTY (PWM1 Duty Register) .....	28
3.4.5	PS1CV (Prescaler1 Counter Value Register) .....	28
3.4.6	BZ1CR (Buzzer1 Control Register) .....	28
3.4.7	IRCR (IR Control Register) .....	29
3.4.8	TBHP (Table Access High Byte Address Pointer Register) .....	30
3.4.9	TBHD (Table Access High Byte Data Register) .....	30
3.4.10	P2CR1 .....	30
3.4.11	PWM2DUTY .....	30
3.4.12	P3CR1 .....	31
3.4.13	PWM3DUTY .....	31
3.4.14	OSCCR (Oscillation Control Register) .....	31
3.5	I/O Port .....	32
3.5.1	Block Diagram of IO Pins .....	34
3.6	Timer0 .....	40
3.7	Timer1/PWM1/Buzzer1 .....	41
3.8	PWM2 .....	43
3.9	PWM3 .....	44
3.10	IR Carrier .....	44
3.11	Watch-Dog Timer (WDT) .....	45
3.12	Interrupt .....	46
3.12.1	Timer0 Overflow Interrupt .....	46
3.12.2	Timer1 Underflow Interrupt .....	46
3.12.3	WDT Timeout Interrupt .....	46
3.12.4	PB Input Change Interrupt .....	47
3.12.5	External Interrupt .....	47
3.12.6	LVD & Comparator Interrupt .....	47
3.13	Oscillation Configuration .....	47
3.14	Operating Mode .....	48
3.14.1	Normal Mode .....	49
3.14.2	Slow Mode .....	49
3.14.3	Standby Mode .....	49

3.14.4	Halt Mode	50
3.14.5	Wake-up Stable Time	50
3.14.6	Summary of Operating Mode	51
3.15	Reset Process	51
3.16	Comparator-Related Functions	53
3.16.1	Function Overview	53
3.16.2	Voltage Comparator	53
3.16.3	Comparator Reference Voltage ( $V_{ref}$ )	54
3.16.4	Low Voltage Detector (LVD)	55
3.16.5	LVD & Comparator Interrupt	56
4.	Instruction Set	57
5.	Configuration Words	73
6.	Electrical Characteristics	74
6.1	Absolute Maximum Rating	74
6.2	DC Characteristics	74
6.3	OSC Characteristics	76
6.4	Comparator / LVD Characteristics	76
6.5	Characteristic Graph	76
6.5.1	Frequency vs. $V_{DD}$ of $I_{HRC}$	76
6.5.2	Frequency vs. Temperature of $I_{HRC}$	77
6.5.3	Frequency vs. $V_{DD}$ of $I_{LRC}$	77
6.5.4	Frequency vs. Temperature of $I_{LRC}$	78
6.5.5	Pull High Resistor vs. $V_{DD}$	78
6.5.6	$V_{IH}/V_{IL}$ vs. $V_{DD}$	79
6.5.7	$V_{IH}/V_{IL}$ vs. Temperature	80
6.6	Recommended Operating Voltage	82
6.7	LVR vs. Temperature	82
7.	Package Dimension	83
7.1	8-Pin Plastic SOP (150 mil)	83
8.	Ordering Information	83

## 1. 概述

AT8A513J是以EPROM作為記憶體的 8 位元微控制器，專為多IO產品的應用而設計，例如遙控器、風扇/燈光控制或是遊樂器周邊等等。採用CMOS製程並同時提供客戶低成本、高性能等顯著優勢。AT8A513J核心建立在RISC精簡指令集架構可以很容易地做編輯和控制，共有 55 條指令。除了少數指令需要 2 個時序，大多數指令都是 1 個時序即能完成，可以讓使用者輕鬆地以程式控制完成不同的應用。因此非常適合各種中低記憶容量但又複雜的應用。

在I/O的資源方面，AT8A513J有 6 根彈性的雙向I/O腳，每個I/O腳都有單獨的暫存器控制為輸入或輸出腳。而且每一個I/O腳位都有附加的程式控制功能如上拉或下拉電阻或開漏極(Open-Drain) 輸出。此外針對紅外線搖控的產品方面，AT8A513J內建了可選擇頻率的紅外載波發射口。

AT8A513J有兩組計時器，可用系統頻率當作一般的計時的應用或者從外部訊號觸發來計數。另外AT8A513J提供 3 組 8 位元解析度的PWM輸出或者蜂鳴器輸出，可用來驅動馬達、LED、或蜂鳴器等等。

AT8A513J採用雙時鐘機制，高速振盪或者低速振盪都由內部RC振盪輸入。在雙時鐘機制下，AT8A513J可選擇多種工作模式如正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode) 與睡眠模式(Halt mode)可節省電力消耗延長電池壽命。

在省電的模式下如待機模式(Standby mode)與睡眠模式(Halt mode)中，有多種事件可以觸發中斷喚醒AT8A513J進入正常操作模式(Normal) 或 慢速模式(Slow mode) 來處理突發事件。

三路PWM1/PWM2/PWM3 共用Timer 1，可不經除級，PB3 復位腳可高推輸出。

### 1.1 功能

- 寬廣的工作電壓：(指令週期為 4 個CPU clock，亦即 4T模式)
  - 3.0V ~ 5.5V @ 20MHz/2T。
  - 1.6V ~ 5.5V @ 4MHz/4T
- 寬廣的工作溫度：-40°C ~ 85°C。
- 1Kx14 bits EPROM。
- 48 bytes SRAM。
- 內建 14 階準確的低電壓偵測電路功能。
- 6 根可分別單獨控制輸入輸出方向的I/O腳(GPIO)、PB[5:0]。
- PB[3:0]可選擇輸入時使用內建上拉及下拉電阻。
- PB[5:0]可選擇上拉電阻或開漏極輸出(Open-Drain)。
- 輸入有三種組態可選(TTL / CMOS / Without Schmitt)。
- 所有I/O腳輸出可選擇小灌電流(Small Sink Current)或一般灌電流(Normal Sink Current)。所有I/O腳輸出可選擇小推電流(Small Drive Current)或一般推電流(Normal Drive Current)，PB3 只有Normal drive current。
- $V_{IH}$ 輸入有三種組態可選，分別為 0.8V<sub>DD</sub>、0.6V<sub>DD</sub>及 0.5V<sub>DD</sub>(No Schmitt)； $V_{IL}$ 輸入有三種組態可選，分別為 0.3V<sub>DD</sub>、0.2V<sub>DD</sub>及 0.5V<sub>DD</sub>(No Schmitt)。
- 8 層程式堆棧(Stack)。

- 存取資料有直接或間接定址模式。
- 一組 8 位元上數計時器(Timer0)包含可程式化的頻率預除線路。
- 一組 8 位元下數計時器(Timer1)可選重複載入或連續下數計時。可設定頻率預除或頻率不經除級。
- 三個 8 位元的脈衝寬度調變輸出(PWM1/PWM2/PWM3)。
- 一個蜂鳴器輸出(BZ1)。
- 38/57KHz紅外線載波頻率可供選擇，同時載波之極性也可以根據數據作選擇。
- 內建電壓比較器(Voltage Comparator)。
- 內建上電復位電路(POR)。
- 內建低壓復位功能(LVR)。
- 內建看門狗計時(WDT)，可由程式韌體控制開關。
- 雙時鐘機制，系統可以隨時切換高速振盪或者低速振盪。
  - 高速振盪: I\_HRC (1~20MHz內部高速RC振盪)
  - 低速振盪: I\_LRC (內部 32KHz低速RC振盪)
- 四種工作模式可隨系統需求調整電流消耗：正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode) 與 睡眠模式(Halt mode)。
- 六種硬體中斷：
  - Timer0 溢位中斷。
  - Timer1 借位中斷。
  - WDT 中斷。
  - PB 輸入狀態改變中斷。
  - 外部中斷輸入。
  - 低電壓偵測中斷。
- AT8A513J在待機模式(Standby mode)下的六種喚醒中斷：
  - Timer0 溢位中斷。
  - Timer1 借位中斷。
  - WDT 中斷。
  - PB 輸入狀態改變中斷。
  - 外部中斷輸入。
  - 低電壓偵測中斷。
- AT8A513J在睡眠模式(Halt mode)下的三種喚醒中斷：
  - WDT 中斷。
  - PB 輸入狀態改變中斷。
  - 外部中斷輸入。
- 復位腳可以輸出高。
- PWM1/PWM2/PWM3 共用Timer 1，可不經除級。

## 1. General Description

AT8A513J is an EPROM based 8-bit MCU tailored for I/O based applications like remote controllers, fan/light controller, game controllers, toy and various controllers. AT8A513J adopts advanced CMOS technology to provide customers remarkable solution with low cost and high performance benefits. RISC architecture is applied to AT8A513J and it provides 55 instructions. All instructions are executed in single instruction cycle except program branch and skip instructions which will take two instruction cycles. Therefore, AT8A513J is very suitable for those applications that are sophisticated but compact program size is required.

As AT8A513J address I/O type applications, it can provide 6 I/O pins for applications which require abundant input and output functionality. Moreover, each I/O pin may have additional features, like Pull-High/Pull-Low resistor and open-drain output type through programming. Moreover, AT8A513J has built-in infrared (IR) carrier generator with selectable IR carrier frequency and polarity for applications which demand remote control feature.

AT8A513J also provides 2 sets of timers which can be used as regular timer based on system oscillation or event counter with external trigger clock. Moreover, AT8A513J provides 3 set of 8-bit resolution Pulse Width Modulation (PWM) output and buzzer output in order to drive motor/LED and buzzer.

AT8A513J employs dual-clock oscillation mechanism, both high oscillation or low oscillation can be derived from internal resistor/capacitor oscillator. Moreover, based on dual-clock mechanism, AT8A513J provides kinds of operation mode like Normal mode, Slow mode, Standby mode and Halt mode in order to save power consumption and lengthen battery operation life.

While AT8A513J operates in Standby mode and Halt mode, kinds of event will issue interrupt requests and can wake-up AT8A513J to enter Normal mode and Slow mode in order to process urgent events.

PWM1/PWM2/PWM3 can use internal high frequency (16M, 20MHz) as the clock source for Timer1. PB3 can output High.

### 1.1 Features

- Wide operating voltage range: (@ 4 CPU clock per instruction, i.e. 4T mode)
  - 3.0V ~ 5.5V @ 20MHz/2T
  - 1.6V ~ 5.5V @ 4MHz/4T
- Wide operating temperature: -40°C ~ 85°C.
- 1K x 14 bits EPROM.
- 48 bytes SRAM.
- Built-in 14-level accurate low voltage detection circuit function.
- 6 general purpose I/O pins (GPIO), PB[5:0], with independent direction control.
- PB[3:0] can be configured to use internal pull-up and pull-down resistors when set as inputs.
- PB[5:0] has features of Pull-High resistor, and open-drain output.




- $V_{IH}$  has three types to choose, which are  $0.8V_{DD}$ ,  $0.6V_{DD}$  and  $0.5V_{DD}$ (No Schmitt).  $V_{IL}$  has three types to choose, which are  $0.3V_{DD}$ ,  $0.2V_{DD}$  and  $0.5V_{DD}$ (No Schmitt).
- All I/O pins can be configured to output either small sink current or normal sink current. Additionally, all I/O pins can be configured to output either small drive current or normal drive current, except for PB3, which supports only normal drive current.
- 8-level hardware Stack.
- Direct and indirect addressing modes for data access.
- One 8-bit up-counting timer (Timer0) includes a programmable frequency pre-scaler.
- One 8-bit down-counting timer (Timer1) supports selectable modes of repetitive reload or continuous down-counting. It can be configured with a frequency pre-scaler or operate without frequency pre-scaler.
- Three 8-bit resolution PWM (PWM1/PWM2/PWM3) output.
- One buzzer (BZ1) output.
- Selectable 38/57KHz IR carrier frequency and high/low polarity according to data value.
- Built-in Power-On Reset (POR).
- Built-in Low-Voltage Reset (LVR).
- Built-in Watch-Dog Timer (WDT) enabled/disabled by firmware control.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
  - High oscillation: I\_HRC (Internal High Resistor/Capacitor Oscillator ranging from 1M~20MHz)
  - Low oscillation: I\_LRC (Internal 32KHz oscillator)
- Four kinds of operation mode to reduce system power consumption:
  - Normal mode, Slow mode, Standby mode and Halt mode.
- Six hardware interrupt events:
  - Timer0 overflow interrupt.
  - Timer1 underflow interrupt.
  - WDT timeout interrupt.
  - PB input change interrupt.
  - External interrupt.
  - Low voltage detect interrupt.
- Six interrupt events to wake-up AT8A513J from Standby mode:
  - Timer0 overflow interrupt.
  - Timer1 underflow interrupt.
  - WDT timeout interrupt.
  - PB input change interrupt.
  - External interrupt.
  - Low voltage detect interrupt.

- Three interrupt events to wake-up AT8A513J from Halt mode:
  - WDT timeout interrupt.
  - PB input change interrupt.
  - External interrupt.
- Reset pin can output high.
- PWM1/PWM2/PWM3 can use internal high frequency (16M, 20MHz) as the clock source for Timer1.

**Comparison Table of AT8A513H/AT8A513J/AT8A513K/AT8A513L/AT8A513G**

	AT8A513H	AT8A513J	AT8A513K	AT8A513L	AT8A513G
<b>PWM</b>	1	3	3	3	1
<b>Crystal Cap</b>	-	-	V	V	V
<b>220mA drive current</b>	-	-	-	V	V
<b>Timer1's clock source is from internal high frequency (16M, 20MHz)</b>	-	V	V	V	-

## 1.2 Block Diagram



## 1.3 Pin Assignment

AT8A513J provides SOP8 package type.




Figure 1 Package pin assignment

## 1.4 Pin Description

Pin Name	I/O	Description
PB0 INT SDI PWM3 CMPO	I/O	PB0 is a bidirectional I/O pin and can be as comparator analog output pin. PB0 is input pin of external interrupt when EIS=1 & INTIE=1. PB0 can be programming pad SDI. PB0 can be PWM3. PB0 can be comparator output.
PB1 IR SDO CMP+ PWM2	I/O	PB1 is a bidirectional I/O pin and can be as comparator analog input pins. If IR mode is enabled, this pin is IR carrier output. PB1 can be programming pad SDO. PB1 can be PWM2. PB1 can be comparator non-inverse input.
PB2 EX_CK1 PWM1 BZ1 SCK CMP-	I/O	PB2 is a bidirectional I/O pin and can be as comparator analog input pins. It can also be timer clock source EX_CK1. It can also be BUZZER output. PB2 can be programming pad SCK. PB2 can be PWM1. PB2 can be comparator inverse input.
PB3 RSTb VPP	I/O	PB3 is a bidirectional I/O pin and can be open-drain output pin. It can be reset pin RSTb. It can be programming pad VPP.
PB4 F <sub>INST</sub> _OUT CMP+ PWM2	I/O	PB4 is a bidirectional I/O pin and can be as comparator analog input pins. PB4 also can be output of instruction clock. PB4 can be PWM2. PB4 can be comparator non-inverse input.
PB5 CMP- PWM3	I/O	PB5 is a bidirectional I/O pin and can be as comparator analog input pins. PB5 can be PWM3. PB5 can be comparator inverse input.
VDD	-	Positive power supply.
VSS	-	Ground.

## 2. Memory Organization

AT8A513J memory is divided into two categories: one is program memory and the other is data memory.

### 2.1 Program Memory

The program memory space of AT8A513J is 1K words. Therefore, the Program Counter (PC) is 10-bit wide in order to address any location of program memory.

Some locations of program memory are reserved as interrupt entrance. Power-On Reset vector is located at 0x000. Software interrupt vector is located at 0x001. Internal and external hardware interrupt vector is located at 0x008.

AT8A513J provides instruction CALL, GOTOA, CALLA to address 256 location of program space. AT8A513J provides instruction GOTO to address 512 location of program space. AT8A513J also provides instructions LCALL and LGOTO to address any location of program space.

When a call or interrupt is happening, next ROM address is written to top of the stack, when RET, RETIA or RETIE instruction is executed, the top of stack data is read and load to PC.

AT8A513J program ROM address 0x3FE~0x3FF are reserved space, if user tries to write code in these addresses will get unexpected false functions.

AT8A513J program ROM address 0x00E~0x00F are preset rolling code can be released and used as normal program space.




Figure 2 Program Memory Address Mapping

## 2.2 Data Memory

According to instructions used to access data memory, the data memory can be divided into three kinds of categories: one is R-page Special-function Register (SFR) + General Purpose Register (GPR), another is F-page SFR and the other is S-page SFR. GPR are made of SRAM and user can use them to store variables or intermediate results.

R-page data memory is divided into 4 banks and can be accessed directly or indirectly through a SFR register which is File Select Register (FSR). FSR[7:6] are used as Bank register BK[1:0] to select one bank out of the 4 banks.

R-page register can be divided into addressing mode: direct addressing mode and indirect addressing mode.

The indirect addressing mode of data memory access is described in the following graph. This indirect addressing mode is implied by accessing register INDF. The bank selection is determined by FSR[7:6] and the location selection is from FSR[5:0].




Figure 3 Indirect Addressing Mode of Data Memory Access

The direct addressing mode of data memory access is described below. The bank selection is determined by FSR[7:6] and the location selection is from instruction op-code[5:0] immediately.




Figure 4 Direct Addressing Mode of Data Memory Access

R-page SFR can be accessed by general instructions like arithmetic instructions and data movement instructions. The R-page SFR occupy address from 0x0 to 0xF of Bank 0. However, the same address range of Bank 1, Bank 2 and Bank 3 are mapped back to Bank 0. In other words, R-page SFR physically existed at Bank 0. The GPR physically occupy address from 0x10 to 0x3F of Bank and other banks in address from 0x10 to 0x3F are mapped back as the Table 1 shows.

The AT8A513J register name and address mapping of R-page SFR are described in the following table.

FSR[7:6] Address	00 (Bank 0)	01 (Bank 1)	10 (Bank 2)	11 (Bank 3)
0x0	INDF	The same mapping as Bank 0		
0x1	TMR0			
0x2	PCL			
0x3	STATUS			
0x4	FSR			
0x5	-			
0x6	PORTB			
0x7	-			
0x8	PCON			
0x9	BWUCON			
0xA	PCHBUF			
0xB	BPLCON			
0xC	BPHCON			
0xD	-			
0xE	INTE			
0xF	INTF			
0x10 ~ 0x1F	General Purpose Register	Mapped to bank0		
0x20 ~ 0x3F	General Purpose Register	Mapped to bank0		

Table 1 R-page SFR Address Mapping

F-page SFR can be accessed only by instructions IOST and IOSTR. S-page SFR can be accessed only by instructions SFUN and SFUNR. FSR[7:6] bank select bits are ignored while F-page and S-page register is accessed. The register name and address mapping of F-page and S-page are depicted in the following table.

SFR Category Address	F-page SFR	S-page SFR
0x0	-	TMR1
0x1	-	T1CR1
0x2	-	T1CR2
0x3	-	PWM1DUTY
0x4	-	PS1CV
0x5	-	BZ1CR
0x6	IOSTB	IRCR
0x7	-	TBHP
0x8	-	TBHD
0x9	-	P2CR1
0xA	PS0CV	PWM2DUTY
0xB	-	P3CR1
0xC	BODCON	PWM3DUTY
0xD	-	-
0xE	CMPCR	-
0xF	PCON1	OSCCR

Table 2 F-page and S-page SFR Address Mapping



### 3. Function Description

This chapter will describe the detailed operations of AT8A513J.

#### 3.1 R-page Special Function Register

##### 3.1.1 INDF (Indirect Addressing Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INDF	R	0x0	INDF[7:0]							
R/W Property			R/W							
Initial Value			xxxxxxx							

The register INDF is not physically existed and it is used as indirect addressing mode. Any instruction accessing INDF actually accesses the register pointed by register FSR

##### 3.1.2 TMR0 (Timer0 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR0	R	0x1	TMR0[7:0]							
R/W Property			R/W							
Initial Value			xxxxxxx							

When read the register TMR0, it actually read the current running value of Timer0.

Write the register TMR0 will change the current value of Timer0.

Timer0 clock source can be from instruction clock  $F_{INST}$ , or from external pin EX\_CK1, or from Low Oscillator Frequency according to T0MD and configuration word setting.

##### 3.1.3 PCL (Low Byte of PC[9:0])

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCL	R	0x2	PCL[7:0]							
R/W Property			R/W							
Initial Value			0x00							

The register PCL is the least significant byte (LSB) of 10-bit PC. PCL will be increased by one after one instruction is executed except some instructions which will change PC directly. The high byte of PC, i.e. PC[9:8], is not directly accessible. Update of PC[9:8] must be done through register PCHBUF.

For GOTO instruction, PC[8:0] is from instruction word and PC[9] is loaded from PCHBUF[1]. For CALL instruction, PC[7:0] is from instruction word and PC[9:8] is loaded from PCHBUF[1:0]. Moreover the next PC address, i.e. PC+1, will push onto top of Stack. For LGOTO instruction, PC[9:0] is from instruction word.

For LCALL instruction, PC[9:0] is from instruction word. Moreover the next PC address, i.e. PC+1, will push onto top of Stack.

## 3.1.4 STATUS (Status Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STATUS	R	0x3	GP7	GP6	GP5	/TO	/PD	Z	DC	C
R/W Property			R/W	R/W	R/W	R/W(*2)	R/W(*1)	R/W	R/W	R/W
Initial Value			0	0	0	1	1	X	X	X

The register STATUS contains result of arithmetic instructions and reasons to cause reset.

**C:** Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is not occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow is occurred for subtraction instruction.

**DC:** Half Carry/half Borrow bit

DC=1, carry from the 4th LSB is occurred for addition instruction or borrow from the 4th LSB is not occurred for subtraction instruction.

DC=0, carry from the 4th LSB is not occurred for addition instruction or borrow from the 4th LSB is occurred for subtraction instruction.

**Z:** Zero bit

Z=1, result of logical operation is zero.

Z=0, result of logical operation is not zero.

**/PD:** Power down flag bit

/PD=1, after power-up or after instruction CLRWDWT is executed.

/PD=0, after instruction SLEEP is executed.

**/TO:** Time overflow flag bit

/TO=1, after power-up or after instruction CLRWDWT or SLEEP is executed.

/TO=0, WDT timeout is occurred.

**GP7, GP6, GP5:** General purpose read/write register bit.

(\*1) can be cleared by sleep instruction.

(\*2) can be set by clrwtdt instruction.

## 3.1.5 FSR (Register File Selection Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FSR	R	0x4	BK[1:0]		FSR[5:0]					
R/W Property			R/W							
Initial Value			0	0	X	X	X	X	X	X

**FSR[5:0]:** Select one register out of 64 registers of specific Bank.

### 3.1.6 PortB (PortB Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PortB	R	0x6	GP7	GP6	PB5	PB4	PB3	PB2	PB1	PB0
R/W Property			R/W							
Initial Value			Data latch value is xxxxxx, read value is xxxxxx port value(PB5~PB0)							

While reading PortB, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration word RD\_OPT. While writing to PortB, data is written to PB's output data latch.

**GP7, GP6:** General purpose read/write register bit.

### 3.1.7 PCON (Power Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON	R	0x8	WDTEN	EIS	LV DEN	GP4	LVREN	COMPEN	GP1	GP0
R/W Property			R/W							
Initial Value			1	0	0	0	1	0	0	0

**GP1~0:** General read/write register bits.

**LVREN:** Enable/disable LVR.

LVREN=1, enable LVR.

LVREN=0, disable LVR.

**COMPEN:** Enable/disable CMP.

COMPEN=1, enable CMP.

COMPEN=0, disable CMP.

**EIS:** External interrupt select bit.

EIS=1, PB0 is external interrupt.

EIS=0, PB0 is GPIO.

**LV DEN:** Enable/disable LVD.

LV DEN=1, enable LVD.

LV DEN=0, disable LVD.

**WDTEN:** Enable/disable WDT.

WDTEN=1, enable WDT.

WDTEN=0, disable WDT.

## 3.1.8 BWUCON (PortB Wake-up Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BWUCON	R	0x9	-	-	WUPB5	WUPB4	WUPB3	WUPB2	WUPB1	WUPB0
R/W Property			-	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			X	X	1	1	1	1	1	1

**WUPBx:** Enable/disable PBx wake-up function,  $0 \leq x \leq 5$ .

WUPBx=1, enable PBx wake-up function.

WUPBx=0, disable PBx wake-up function.

## 3.1.9 PCHBUF (High Byte of PC)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCHBUF	R	0xA	-	-	-	-	-	GP2	PCHBUF[1:0]	
R/W Property			-	-	-	-	-	R/W	W	
Initial Value			X	X	X	X	X	0	00	

**PCHBUF[1:0]:** Buffer of the 9<sup>th</sup> bit, 8<sup>th</sup> bit of PC.

**GP2:** General read/write register bit.

## 3.1.10 BPLCON (PortB Pull-Low Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BPLCON	R	0xB	/PLPB3	/PLPB2	/PLPB1	/PLPB0	-	-	-	-
R/W Property			R/W	R/W	R/W	R/W	-	-	-	-
Initial Value			1	1	1	1	1	1	1	1

**/PLPBx:** Disable/enable PBx Pull-Low resistor,  $0 \leq x \leq 3$ .

/PLPBx=1, disable PBx Pull-Low resistor.

/PLPBx=0, enable PBx Pull-Low resistor.

## 3.1.11 BPHCON (PortB Pull-High Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BPHCON	R	0xC	-	-	/PHPB5	/PHPB4	/PHPB3	/PHPB2	/PHPB1	/PHPB0
R/W Property			-	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			X	X	1	1	1	1	1	1

**/PHPBx:** Disable/enable PBx Pull-High resistor,  $0 \leq x \leq 5$ .

/PHPBx=1, disable PBx Pull-High resistor.

/PHPBx=0, enable PBx Pull-High resistor.

## 3.1.12 INTE (Interrupt Enable Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTE	R	0xE	-	WDTIE	-	LVDIE	T1IE	INTIE	PBIE	T0IE
R/W Property			-	R/W	-	R/W	R/W	R/W	R/W	R/W
Initial Value			X	0	X	0	0	0	0	0

**T0IE:** Timer0 overflow interrupt enable bit.

T0IE=1, enable Timer0 overflow interrupt.

T0IE=0, disable Timer0 overflow interrupt.

**PBIE:** PortB input change interrupt enable bit.

PBIE=1, enable PortB input change interrupt.

PBIE=0, disable PortB input change interrupt.

**INTIE:** External interrupt enable bit.

INTIE=1, enable external interrupt.

INTIE=0, disable external interrupt.

**T1IE:** Timer1 underflow interrupt enable bit.

T1IE=1, enable Timer1 underflow interrupt.

T1IE=0, disable Timer1 underflow interrupt.

**LVDIE:** Timer1 Low-voltage detector interrupt enable bit.

LVDIE=1, enable Low-voltage detector interrupt.

LVDIE=0, disable Low-voltage detector interrupt.

**WDTIE:** WDT timeout interrupt enable bit.

WDTIE=1, enable WDT timeout interrupt.

WDTIE=0, disable WDT timeout interrupt.

## 3.1.13 INTF (Interrupt Flag Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTF	R	0xF	-	WDTIF	-	LVDIF	T1IF	INTIF	PBIF	T0IF
R/W Property			-	R/W	-	R/W	R/W	R/W	R/W	R/W
Initial Value(note*)			X	0	X	0	0	0	0	0

**T0IF:** Timer0 overflow interrupt flag bit.

T0IF=1, Timer0 overflow interrupt is occurred.

T0IF must be clear by firmware.

**PBIF:** PortB input change interrupt flag bit.

PBIF=1, PortB input change interrupt is occurred.

PBIF must be clear by firmware.

**INTIF:** External interrupt flag bit.

INTIF=1, external interrupt is occurred.

INTIF must be clear by firmware.

**T1IF:** Timer1 underflow interrupt flag bit.

T1IF=1, Timer1 underflow interrupt is occurred.

T1IF must be clear by firmware.

**LVDIF:** Low-voltage detector interrupt flag bit.

LVDIF=1, Low-voltage detector interrupt is occurred.

LVDIF must be clear by firmware.

**WDTIF:** WDT timeout interrupt flag bit.

WDTIF=1, WDT timeout interrupt is occurred.

WDTIF must be clear by firmware.

**Note:** When corresponding INTE bit is not enabled, the read interrupt flag is 0.

### 3.2 T0MD Register

T0MD is a readable/writeable register which is only accessed by instruction T0MD / T0MDR.

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T0MD	-	-	LCKTM0	INTEDG	T0CS	T0CE	PS0WDT	PS0SEL[2:0]		
R/W Property			R/W							
Initial Value(note*)			0	0	1	1	1	111		

**PS0SEL[2:0]:** Prescaler0 dividing rate selection. The rate depends on Prescaler0 is assigned to Timer0 or WDT. When Prescaler0 is assigned to WDT, the dividing rate is dependent on which timeout mechanism is selected.

PS0SEL[2:0]	Dividing Rate		
	PS0WDT=0 (Timer0)	PS0WDT=1 (WDT Reset)	PS0WDT=1 (WDT Interrupt)
000	1:2	1:1	1:2
001	1:4	1:2	1:4
010	1:8	1:4	1:8
011	1:16	1:8	1:16
100	1:32	1:16	1:32
101	1:64	1:32	1:64
110	1:128	1:64	1:128
111	1:256	1:128	1:256

Table 3 Prescaler0 Dividing Rate

**PS0WDT:** Prescaler0 assignment.

PS0WDT=1, Prescaler0 is assigned to WDT.

PS0WDT=0, Prescaler0 is assigned to Timer0.

**Note:** Always set PS0WDT and PS0SEL[2:0] before enabling watchdog or timer interrupt, or reset or interrupt may be falsely triggered.

**T0CE:** Timer0 external clock edge selection.

T0CE=1, Timer0 will increase one while high-to-low transition occurs on pin EX\_CK1.

T0CE=0, Timer0 will increase one while low-to-high transition occurs on pin EX\_CK1.

**Note:** T0CE is also applied to Low Oscillator Frequency as timer0 clock source condition.

**T0CS:** Timer0 clock source selection.

T0CS=1, External clock on pin EX\_CK1 or I\_LRC is selected.

T0CS=0, Instruction clock F<sub>INST</sub> is selected.

**INTEDG:** Edge selection of external interrupt.

INTEDG=1, INTIF will be set while rising edge occurs on pin PB0.

INTEDG=0, INTIF will be set while falling edge occurs on pin PB0.

**LCKTM0:** When T0CS=1, timer 0 clock source can be optionally selected to be low-frequency oscillator.

T0CS=0, Instruction clock F<sub>INST</sub> is selected as timer0 clock source.

T0CS=1, LCKTM0=0, external clock on pin EX\_CK1 is selected as timer0 clock source.

T0CS=1, LCKTM0=1, I\_LRC output replaces pin EX\_CK1 as timer0 clock source.

**Note:** For more detail descriptions of timer0 clock source select, please see timer0 section.

### 3.3 F-page Special Function Register

#### 3.3.1 IOSTB (PortB I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTB	F	0x6	GP7	GP6	IOPB5	IOPB4	IOPB3	IOPB2	IOPB1	IOPB0
R/W Property			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			0	0	1	1	1	1	1	1

**IOPBx:** PBx I/O mode selection,  $0 \leq x \leq 5$ .

IOPBx=1, PBx is input mode.

IOPBx=0, PBx is output mode.

**GP7, GP6:** General purpose register bit.

#### 3.3.2 PS0CV (Prescaler0 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS0CV	F	0xA	PS0CV[7:0]							
R/W Property			R							
Initial Value			1	1	1	1	1	1	1	1

While reading PS0CV, it will get current value of Prescaler0 counter.

## 3.3.3 BODCON (PortB Open-Drain Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BODCON	F	0xC	-	-	ODPB5	ODPB4	ODPB3	ODPB2	ODPB1	ODPB0
R/W Property			-	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			X	X	0	0	0	0	0	0

**ODPBx:** Enable/disable open-drain of PBx,  $0 \leq x \leq 5$ .

ODPBx=1, enable open-drain of PBx.

ODPBx=0, disable open-drain of PBx.

## 3.3.4 CMPCR (Comparator voltage select Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CMPCR	F	0xE	GP7	RBIAS_H	RBIAS_L	CMF_INV	PS1	PS0	NS1	NS0
R/W Property			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			0	0	0	0	1	1	0	0

**NS[1:0]:** Comparator inverting input select.

NS[1:0]	Inverting input
00	PB2
01	PB5
10	Bandgap (0.65V)
11	Vref

**PS[1:0]:** Comparator non-inverting input select.

NS[1:0]	Inverting input
00	PB1
01	PB4
10	Vref
11	-

**CMF\_INV:** Comparator output inverse control bit.

CMF\_INV = 1, Inverse comparator output.

CMF\_INV = 0, Non-inverse comparator output.

**RBIAS\_L, RBIAS\_H:** Set corresponding voltage reference level.



## 3.3.5 PCON1 (Power Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON1	F	0xF	GIE	LVDSOUT	LVDS3	LVDS2	LVDS1	LVDS0	GP1	T0EN
R/W Property			R/W(1*)	R	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			0	X	1	1	1	1	0	1

**T0EN:** Enable/disable Timer0.

T0EN=1, enable Timer0.

T0EN=0, disable Timer0.

**GIE:** Global interrupt enable bit.

GIE=1, enable all unmasked interrupts.

GIE=0, disable all interrupts.

**LVDSOUT:** Low voltage detector output, read-only.

**LVDS3~0:** Select one of the 14 LVD voltages.

RBIAS[H:L]	LVDS[3:0]	LVD Voltage (V)
00	0001	2.20
00	0010	2.40
00	1011	2.60
00	0011	2.80
00	0100	2.90
00	0101	3.00
00	1101	3.15
00	0110	3.30
00	1110	3.45
00	0111	3.60
00	1111	3.75
00	1000	3.90
00	1010	4.05
00	1100	4.15

Table 4 LVD voltage select

The hysteresis window between the VDD voltage changing from high to low and the VDD voltage changing from low to high is about  $\pm 0.1V$ .

**GP1:** General purpose read/write register.

(1\*) : Set by instruction ENI, clear by instruction DISI, read by instruction IOSTR.

### 3.4 S-page Special Function Register

#### 3.4.1 TMR1 (Timer1 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR1	S	0x0	TMR1[7:0]							
R/W Property			R/W							
Initial Value			XXXXXXXX							

When reading register TMR1, it will obtain current value of 8-bit down-count Timer1. When writing register TMR1, it will both write data to timer1 reload register and update Timer1 current content.

#### 3.4.2 T1CR1 (Timer1 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CR1	S	0x1	PWM1OEN	PWM1OAL	-	-	TM1_HRC	T1OS	T1RL	T1EN
R/W Property			R/W	R/W	-	-	R/W	R/W	R/W	R/W
Initial Value			0	0	X	X	0	0	0	0

This register is used to configure Timer1 functionality.

**T1EN:** Enable/disable Timer1.

T1EN=1, enable Timer1.

T1EN=0, disable Timer1.

**T1RL:** Configure Timer1 down-count mechanism while Non-Stop mode is selected (T1OS=0).

T1RL=1, initial value is reloaded from reload register TMR1.

T1RL=0, continuous down-count from 0xFF when underflow is occurred.

**T1OS:** Configure Timer1 operating mode while underflow is reached.

T1OS=1, One-Shot mode. Timer1 will count once from the initial value to 0x00.

T1OS=0, Non-Stop mode. Timer1 will keep down-count after underflow.

**TM1\_HRC:** Enable/disable Timer1 clock source from Internal High frequency.

TM1\_HRC=1, Timer1 clock source from Internal High frequency.

TM1\_HRC=0, Timer1 clock source from CPU operating clock.

T1OS	T1RL	Timer1 Down-Count Functionality
0	0	Timer1 will count from reload value down to 0x00. When underflow is reached, 0xFF is reloaded and continues down-count.
0	1	Timer1 will count from reload value down to 0x00. When underflow is reached, reload value is reloaded and continues to down-count.
1	x	Timer1 will count from initial value down to 0x00. When underflow is reached, Timer1 will stop down-count.

Table 5 Timer1 Functionality

**PWM1OAL:** Define PWM1 output active state.

PWM1OAL=1, PWM1 output is active low.

PWM1OAL=0, PWM1 output is active high.

**PWM1OEN:** Enable/disable PWM1 output.

PWM1OEN=1, PWM1 output will be present on PB2.

PWM1OEN=0, PB2 is GPIO.

### 3.4.3 T1CR2 (Timer1 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CR2	S	0x2	-	-	T1CS	T1CE	/PS1EN	PS1SEL[2:0]		
R/W Property			-	-	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			X	X	1	1	1	1	1	1

This register is used to configure Timer1 functionality.

**PS1SEL[2:0]:** Prescaler1 dividing rate selection.

PS1SEL[2:0]	Dividing Rate
000	1:2
001	1:4
010	1:8
011	1:16
100	1:32
101	1:64
110	1:128
111	1:256

Table 6 Prescaler1 Dividing Rate

**Note:** Always set PS1SEL[2:0] at /PS1EN=1, or interrupt may be falsely triggered.

**/PS1EN:** Disable/enable Prescaler1.

/PS1EN=1, disable Prescaler1.

/PS1EN=0, enable Prescaler1.

**T1CE:** Timer1 external clock edge selection.

T1CE=1, Timer1 will decrease one while high-to-low transition occurs on pin EX\_CK1.

T1CE=0, Timer1 will decrease one while low-to-high transition occurs on pin EX\_CK1.

**T1CS:** Timer1 clock source selection.

T1CS=1, External clock on pin EX\_CK1 is selected.

T1CS=0, Instruction clock is selected.

## 3.4.4 PWM1DUTY (PWM1 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM1DUTY	S	0x3	PWM1DUTY[7:0]							
R/W Property			W							
Initial Value			XXXXXXXX							

This register is write-only. After Timer1 is enabled and start down-count, PWM1 output will keep at inactive state. While Timer1 value is equal to PWM1DUTY, PWM1 output will become active state until underflow is occurred.

Moreover, the reload value of Timer1 stored on register TMR1 is used to define the PWM1 frame rate and register PWM1DUTY is used to define the duty cycle of PWM1.

## 3.4.5 PS1CV (Prescaler1 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS1CV	S	0x4	PS1CV[7:0]							
R/W Property			R							
Initial Value			1	1	1	1	1	1	1	1

While reading PS1CV, it will get current value of Prescaler1 counter.

## 3.4.6 BZ1CR (Buzzer1 Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BZ1CR	S	0x5	BZ1EN	-	-	-	BZ1FSEL[3:0]			
R/W Property			W	-	-	-	W			
Initial Value			0	X	X	X	1	1	1	1

**BZ1FSEL[3:0]**: Frequency selection of BZ1 output.

BZ1FSEL[3:0]	BZ1 Frequency Selection	
	Clock Source	Dividing Rate
0000	Prescaler1 output	1:2
0001		1:4
0010		1:8
0011		1:16
0100		1:32
0101		1:64
0110		1:128
0111		1:256
1000	Timer1 output	Timer1 bit 0
1001		Timer1 bit 1
1010		Timer1 bit 2

BZ1FSEL[3:0]	BZ1 Frequency Selection	
	Clock Source	Dividing Rate
1011		Timer1 bit 3
1100		Timer1 bit 4
1101		Timer1 bit 5
1110		Timer1 bit 6
1111		Timer1 bit 7

Table 7 Buzzer1 Output (PB2) Frequency Selection

**BZ1EN:** Enable/Disable BZ1 output.

BZ1EN=1, enable Buzzer1.

BZ1EN=0, disable Buzzer1.

### 3.4.7 IRCR (IR Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IRCR	S	0x6	-	-	-	-	-	IRCSEL	IRF57K	IREN
R/W Property			-	-	-	-	-	W	W	W
Initial Value			X	X	X	X	X	0	0	0

**IREN:** Enable/Disable IR carrier output.

IREN=1, enable IR carrier output.

IREN=0, disable IR carrier output.

**IRF57K:** Selection of IR carrier frequency.

IRF57K=1, IR carrier frequency is 57KHz.

IRF57K=0, IR carrier frequency is 38KHz.

**IRCSEL:** Polarity selection of IR carrier.

IRCSEL=0, IR carrier will be generated when I/O pin data is 1.

IRCSEL=1, IR carrier will be generated when I/O pin data is 0.

**Note:**

1. Only high oscillation ( $F_{HOSC}$ ) (See section 3.11) can be used as IR clock source.

2. Division ratio for different oscillation type.

OSC. Type	57KHz	38KHz	Conditions
High IRC	64	96	HIRC mode (the input to IR module is set to 4MHz no matter what system clock is)

Table 8 Division ratio for different oscillation type

## 3.4.8 TBHP (Table Access High Byte Address Pointer Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHP	S	0x7	-	-	-	-	-	GP2	TBHP1	TBHP0
R/W Property			-	-	-	-	-	R/W	R/W	R/W
Initial Value			X	X	X	X	X	X	X	X

When instruction CALLA, GOTOA or TABLEA is executed, the target address is constituted by TBHP[2:0] and ACC. ACC is the Low Byte of PC[9:0] and TBHP[1:0] is the high byte of PC[9:0]. TBHP[2] is general register for AT8A513J.

## 3.4.9 TBHD (Table Access High Byte Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHD	S	0x8	-	-	TBHD5	TBHD4	TBHD3	TBHD2	TBHD1	TBHD0
R/W Property			-	-	R	R	R	R	R	R
Initial Value			X	X	X	X	X	X	X	X

When instruction TABLEA is executed, high byte of content of addressed ROM is loaded into TBHD[5:0] register. The Low Byte of content of addressed ROM is loaded to ACC.

## 3.4.10 P2CR1

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P2CR1	S	0x9	PWM2OEN	PWM2OAL	-	-	-	-	-	-
R/W Property			R/W	R/W	-	-	-	-	-	-
Initial Value			0	0	X	X	X	X	X	X

**PWM2OAL:** Define PWM2 output active state.

PWM2OAL=1, PWM2 output is active low.

PWM2OAL=0, PWM2 output is active high.

**PWM2OEN:** Enable/disable PWM2 output.

PWM2OEN=1, PWM2 output will be present on PB1/PB4 ( option ) .

PWM2OEN=0, PB1/PB4 is GPIO.

## 3.4.11 PWM2DUTY

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM2DUTY	S	0xA	PWM2DUTY[7:0]							
R/W Property			W							
Initial Value			XXXXXXXX							

This register is write-only. After Timer1 is enabled and start down-count, PWM2 output will keep at inactive state. While Timer1 value is equal to PWM2DUTY, PWM2 output will become active state until underflow is occurred.

## 3.4.12 P3CR1

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P3CR1	S	0xB	PWM3OEN	PWM3OAL	-	-	-	-	-	-
R/W Property			R/W	R/W	-	-	-	-	-	-
Initial Value			0	0	X	X	X	X	X	X

**PWM3OAL:** Define PWM3 output active state.

PWM3OAL=1, PWM3 output is active low.

PWM3OAL=0, PWM3 output is active high.

**PWM3OEN:** Enable/disable PWM3 output.

PWM3OEN=1, PWM3 output will be present on PB0/PB5 (option).

PWM3OEN=0, PB0/PB5 is GPIO.

## 3.4.13 PWM3DUTY

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM3DUTY	S	0xC	PWM3DUTY[7:0]							
R/W Property			W							
Initial Value			XXXXXXXX							

This register is write-only. After Timer1 is enabled and start down-count, PWM3 output will keep at inactive state. While Timer1 value is equal to PWM3DUTY, PWM3 output will become active state until underflow is occurred.

## 3.4.14 OSCCR (Oscillation Control Register)

Name	SFR Type	Addr	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OSCCR	S	0xF	-	CMPOEN	-	-	OPMD[1:0]	STPHOSC	SELHOSC	
R/W Property			-	R/W	-	-	R/W	R/W	R/W	
Initial Value			X	0	X	X	00	0	1	

**SELHOSC:** Selection of system oscillation ( $F_{OSC}$ ).

SELHOSC=1,  $F_{OSC}$  is high-frequency oscillation ( $F_{HOSC}$ ).

SELHOSC=0,  $F_{OSC}$  is low-frequency oscillation ( $F_{LOSC}$ ).

**STPHOSC:** Disable/enable high-frequency oscillation ( $F_{HOSC}$ ).

STPHOSC=1,  $F_{HOSC}$  will stop oscillation and be disabled.

STPHOSC=0,  $F_{HOSC}$  keep oscillation.

**OPMD[1:0]:** Selection of operating mode.

OPMD[1:0]	Operating Mode
00	Normal mode
01	Halt mode

OPMD[1:0]	Operating Mode
10	Standby mode
11	Reserved

Table 9 Selection of Operating Mode by OPMD[1:0]

**Note:** *STPHOSC cannot be changed with SELHOSC or OPMD at the same time. STPHOSC cannot be changed with OPMD at the same time during SELHOSC=1.*

**CMPOEN:** Enable/disable comparator output to PB0.

CMPOEN=1, Enable comparator output to PB0.

CMPOEN=0, Disable comparator output to PB0.

### 3.5 I/O Port

AT8A513J provide 6 I/O pins which are PB[5:0]. User can read/write these I/O pins through register PORTB. Each I/O pin has a corresponding register bit to define it is input pin or output pin. Register IOSTB[5:0] define the input/output direction of PB[5:0].

When an I/O pin is configured as input pin, it may have Pull-High resistor or Pull-Low resistor which is enabled or disabled through registers. Register BPHCON[5:0] are used to enable or disable Pull-High resistor of PB[5:0]. Register BPLCON[7:4] are used to enable or disable Pull-Low resistor of PB[3:0].

When an I/O pin is configured as output pin, there is a corresponding and individual register to select as Open-Drain output pin. Register BODCON[5:0] determine PB[5:0] is Open-Drain or not. (Except PB[3], which is always in open-drain mode when configured as output port.)

The summary of Pad I/O feature is listed in the table below.

Feature		PB[2:0]	PB[3]	PB[5:4]
Input	Pull-High Resistor	V	V	V
	Pull-Low Resistor	V	V	X
Output	Open-Drain	V	V	V

Table 10 Summary of Pad I/O Feature

The level change on each I/O pin of PB may generate interrupt request. Register BWUCON[5:0] will select which I/O pin of PB may generate this interrupt. As long as any pin of PB is selected by corresponding bit of BWUCON, the register bit PBIF (INTF[1]) will set to 1 if there is a level change occurred on any selected pin. An interrupt request will occur and interrupt service routine will be executed if register bit PBIE (INTE[1]) and GIE (PCON1[7]) are both set to 1.

There is one external interrupt provided by AT8A513J. When register bit EIS (PCON[6]) is set to 1, PB0 is used as input pin for external interrupt.



**Note: When PB0 is both set as level change operation and external interrupt, the external interrupt will have higher priority, and the PB0 level change operation will be disabled. But PB5~PB1 level change function are not affected.**

AT8A513J can provide IR carrier generation. IR carrier generation is enabled by register bit IREN (IRCR[0]) and carrier will be present on a PB1 pin.

PB3 can be used as external reset input determined by a configuration word. When an active-low signal is applied to PB3, it will cause AT8A513J to enter reset process.

When AT8A513J is in Normal mode or Standby mode, instruction clock is observable on PB4 if a configuration word is enabled.

Moreover, PB2 can be timer 0 external clock source EX\_CK1 if T0MD T0CS=1 and LCK\_TM0=0. PB2 can be timer 1 external clock source if T1CS=1.

Moreover, PB2 can be PWM1 output if T1CR1[7] PWM1OEN=1 and corresponding PB2 configuration word. PB2 can also be Buzzer output if BZ1CR[7] BZ1EN=1 and corresponding PB2 configuration word.

SET\_PBIF: port B wake-up flag.



SET\_PBIF: port B wake-up flag.




Figure 6 Block Diagram of PB1

Please refer to the chapter 6. Electrical Characteristics for Rph and Rpl.

IO\_SEL: set pad attribute as input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad.

OD\_EN: enable open-Drain.

PULLUP\_ENB: enable Pull-High.

PULLDOWN\_EN: enable Pull-Low.

RD\_TYPE: select read pin or read latch.

PBEN: PWM1/BUZZER enable.

PBDT: PWM1/BUZZER data.

VNEN: Comparator inverse input enable.

CMPVN: Comparator inverse input.

WUB: port B wake-up enable.

SET\_PBIF: port B wake-up flag.

EX CKI: external clock input.





Figure 7 Block Diagram of PB2

Please refer to the chapter 6. Electrical Characteristics for Rph and Rpl.

SET\_PBIF: port B wake-up flag.



Please refer to the chapter 6. Electrical Characteristics for Rph and Rpl.

**Note: While PB3 is set as input, the input voltage should not larger than VDD.**

IO\_SEL: set pad attribute as input or output.

WRITE\_EN: write data to pad.

READ\_EN: read pad.

OD\_EN: enable open-Drain.

PULLUP\_ENB: enable Pull-High.

RD\_TYPE: select read pin or read latch.

PBEN: PWM2 enable.

PBDT: PWM2 data.

VPEN: Comparator non-inverse input enable.

CMPVP: Comparator non-inverse input.

WUB: port B wake-up enable.

SET\_PBIF: port B wake-up flag.





Figure 9 Block Diagram of PB4

Please refer to the chapter 6. Electrical Characteristics for Rph and Rpl.

SET PBIF: port B wake-up flag.



Please refer to the chapter 6. Electrical Characteristics for Rph and Rpl.

### 3.6 Timer0

Timer0 is an 8-bit up-count timer and its operation is enabled by register bit T0EN (PCON1[0]). Writing to Timer0 will set its initial value. Reading from Timer0 will show its current count value.

The clock source to Timer0 can be from instruction clock, external pin EX\_CK1 or low speed clock Low Oscillator Frequency according to register bit T0CS and LCK\_TM0 (T0MD[5] and T0MD[7]). When T0CS is 0, instruction clock is selected as Timer0 clock source. When T0CS is 1 and LCK\_TM0 is 0, EX\_CK1 is selected as Timer0 clock source. When T0CS is 1 and LCK\_TM0 is 1 (and Timer0 source must set to 1), Low Oscillator Frequency (I\_LRC) output is selected. Summarized table is shown below. (Also check Figure. 10)

Timer0 clock source	T0CS	LCKTM0	Timer0 source	Low Oscillator Frequency
Instruction clock	0	X	X	X
EX_CK1	1	0	X	X
		X	0	
I_LRC	1	1	1	0

Table 11 Summary of Timer0 clock source control

Moreover the active edge of EX\_CK1 or Low Oscillator Frequency to increase Timer0 can be selected by register bit T0CE (T0MD[4]). When T0CE is 1, high-to-low transition on EX\_CK1 or Low Oscillator Frequency will increase Timer0. When T0CE is 0, low-to-high transition on EX\_CK1 or Low Oscillator Frequency will increase Timer0.

Before Timer0 clock source is supplied to Timer0, it can be divided by Prescaler0 if register bit PS0WDT (T0MD[3]) is clear to 0. When writing 0 to PS0WDT by instruction, Prescaler0 is assigned to Timer0 and Prescaler0 will be clear after this instruction is executed. The dividing rate of Prescaler0 is determined by register bits PS0SEL[2:0] which is from 1:2 to 1:256.

Before entering Timer0, the Timer0 clock source synchronize with instruction clock. If EX\_CK1 or Low Oscillator Frequency is used as Timer0 clock source, care must be taken that their frequency can not exceed instruction clock frequency, or missing count may happen. When Low Oscillator Frequency is both used as Timer0 clock source and instruction clock, AT8A513J must assign prescaler0 to Timer0 and the prescaler0 dividing ratio must be no less than 4.

When Timer0 is overflow, the register bit T0IF (INTF[0]) will be set to 1 to indicate Timer0 overflow event is occurred. If register bit T0IE (INTE[0]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T0IF will not be clear until firmware writes 0 to T0IF.

The block diagram of Timer0 and WDT is shown in the figure below.






Figure 11 Block Diagram of Timer0 and WDT

### 3.7 Timer1/PWM1/Buzzer1

Timer1 is an 8-bit down-count timer with Prescaler1 whose dividing rate is programmable. The output of Timer1 can be used to generate PWM1/PWM2/PWM3 output (can operate without a pre-scaler) and Buzzer1 output. A write to the Timer1 will both write to a timer1 reload register (T1rld) and timer1 counter. A read to the timer1 will show the content of the Timer1 current count value. TM1\_HRC can select 16MHz or 20MHz clock source.

The block diagram of Timer1 is shown in the figure below.




Figure 12 Block Diagram of Timer1

The operation of Timer1 can be enabled or disabled by register bit T1EN (T1CR1[0]). After Timer1 is enabled, its clock source can be instruction clock or pin EX\_CK1 which is determined by register bit T1CS (T1CR2[5]). When T1CS is 1, EX\_CK1 is selected as clock source. When T1CS is 0, instruction clock is selected as clock source.

When EX\_CK1 is selected, the active edge to decrease Timer1 is determined by register bit T1CE (T1CR2[4]). When T1CE is 1, high-to-low transition on EX\_CK1 will decrease Timer1. When T1CE is 0, low-to-high transition on EX\_CK1 will decrease Timer1. The selected clock source can be divided further by Prescaler1 before it is applied to Timer1. Prescaler1 is enabled by writing 0 to register bit /PS1EN (T1CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS1SEL[2:0] (T1CR2[2:0]). Current value of Prescaler1 can be obtained by reading register PS1CV.

Timer1 provide two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T1OS (T1CR1[2]) is 1, One-Shot mode is selected. Timer1 will count down once from initial value stored on register TMR1 to 0x00, i.e. underflow is occurred. When register bit T1OS (T1CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T1RL (T1CR1[1]). When T1RL is 1, the initial value stored on register TMR1 will be restored and start next down-count from this initial value. When T1RL is 0, Timer1 will start next down-count from 0xFF.

When Timer1 is underflow, the register bit T1IF (INTF[3]) will be set to 1 to indicate Timer1 underflow event is occurred. If register bit T1IE (INTE[3]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T1IF will not be clear until firmware writes 0 to T1IF.

The timing chart of Timer1 is shown in the following figure.




Figure 13 Timer1 Timing Chart

The PWM1 output can be available on I/O pin PB2 when register bit PWM1OEN (T1CR1[7]) is set to 1 and configuration word PB2 is PWM. When PWM1OEN=1, PB2 will become output pin automatically. The active state of PWM1 output is determined by register bit PWM1OAL (T1CR1[6]). When PWM1OAL is 1, PWM1 output is active low. When PWM1OAL is 0, PWM1 output is active high. Moreover, the duty cycle and frame rate of PWM1 are both programmable. The duty cycle is determined by register PWM1DUTY. When PWM1DUTY is 0, PWM1 output will be never active. When PWM1DUTY is 0xFF, PWM1 output will be active for 255 Timer1 input clocks. The frame rate is determined by TMR1 initial value. Therefore, PWM1DUTY value must be less than or equal to TMR1. The block diagram of PWM1 is illustrated in the following figure.




Figure 14 PWM1 Block Diagram

The Buzzer1 output (BZ1) can be available on I/O pin PB2, when register bit BZ1EN (BZ1CR1[7]) is set to 1 and corresponding configuration word PB2 is BUZZER. When BZ1EN is set to 1, PB2 will become output pin automatically. The frequency of BZ1 can be derived from Timer1 output or Prescaler1 output and dividing rate is determined by register bits BZ1FSEL[3:0] (BZ1CR[3:0]). When BZ1FSEL[3] is 0, Prescaler1 output is selected to generate BZ1 output. When BZ1FSEL[3] is 1, Timer1 output is selected to generate BZ1 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer1 is illustrated in the following figure.




Figure 15 Buzzer1 Block Diagram

### 3.8 PWM2

The PWM2 output can be available on I/O pin PB1 or PB4 when register bit PWM2OEN (P2CR1[7]) is set to 1 and configuration word PB1 or PB4 is PWM. When PWM2OEN=1, PB1 or PB4 will become output pin automatically. The active state of PWM2 output is determined by register bit PWM2OAL (P2CR1[6]). When PWM2OAL is 1, PWM2 output is active low. When PWM2OAL is 0, PWM2 output is active high. Moreover, the duty cycle and frame rate of PWM2 are both programmable. The duty cycle is determined by register PWM2DUTY. When PWM2DUTY is 0, PWM2 output will be never active. When PWM2DUTY is 0xFF, PWM2 output will be active for 255 Timer1 input clocks. The frame rate is determined by TMR1 initial value. Therefore, PWM2DUTY value must be less than or equal to TMR1.




Figure 16 PWM2 Block Diagram

### 3.9 PWM3

The PWM3 output can be available on I/O pin PB0 or PB5 when register bit PWM3OEN (P3CR1[7]) is set to 1 and configuration word PB0 or PB5 is PWM. When PWM3OEN=1, PB0 or PB5 will become output pin automatically. The active state of PWM3 output is determined by register bit PWM3OAL (P3CR1[6]). When PWM3OAL is 1, PWM3 output is active low. When PWM3OAL is 0, PWM3 output is active high. Moreover, the duty cycle and frame rate of PWM3 are both programmable. The duty cycle is determined by register PWM3DUTY. When PWM3DUTY is 0, PWM3 output will be never active. When PWM3DUTY is 0xFF, PWM3 output will be active for 255 Timer1 input clocks. The frame rate is determined by TMR1 initial value. Therefore, PWM3DUTY value must be less than or equal to TMR1.




Figure 17 PWM3 Block Diagram

### 3.10 IR Carrier

The IR carrier will be generated after register bit IREN (IRCR[0]) is set to 1. Moreover, PB1 will become output pin automatically. When IREN is clear to 0, PB1 will become general I/O pin as it was configured.

The IR carrier frequency is selectable by register bit IRF57K (IRCR[1]). When IRF57K is 1, IR carrier frequency is 57KHz. When IRF57K is 0, IR carrier frequency is 38KHz.

The active state (polarity) of IR carrier is selectable according to PB1 output data. When register bit IRCSEL (IRCR[2]) is 1, IR carrier will be present on pin PB1 when its output data is 0. When register bit IRCSEL (IRCR[2]) is 0, IR carrier will be present on pin PB1 when its output data is 1. The polarity of IR carrier is shown in the following figure.




Figure 18 Polarity of IR Carrier vs. Output Data

### 3.11 Watch-Dog Timer (WDT)

There is an on-chip free-running oscillator in AT8A513J which is used by WDT. As this oscillator is independent of other oscillation circuits, WDT may still keep working during Standby mode and Halt mode.

WDT can be enabled or disabled by a configuration word. When WDT is enabled by configuration word, its operation still can be controlled by register bit WDTEN (PCON[7]) during program execution. Moreover, the mechanism after WDT time-out can reset AT8A513J or issue an interrupt request which is determined by another configuration word. At the same time, register bit /TO (STATUS[4]) will be clear to 0 after WDT time-out.

The baseline of WDT time-out period can be 3.5 ms, 15 ms, 60 ms or 250 ms which is determined by two configuration words. The time-out period can be lengthened if Prescaler0 is assigned to WDT. Prescaler0 will be assigned to WDT by writing 1 to register bit PS0WDT. The dividing rate of Prescaler0 for WDT is determined by register bits PS0SEL[2:0] and depends on WDT time-out mechanism. The dividing rate is from 1:1 to 1:128 if WDT time-out will reset AT8A513J and dividing rate is from 1:2 to 1:256 if WDT time-out will interrupt AT8A513J.

When Prescaler0 is assigned to WDT, the execution of instruction CLRWDT will clear WDT, Prescaler0 and set /TO flag to 1.

If user selects interrupt for WDT time-out mechanism, register bit WDTIF (INTF[6]) will set to 1 after WDT is expired. It may generate an interrupt request if register bit WDTIE (INTE[6]) and GIE both set to 1. WDTIF will not be clear until firmware writes 0 to WDTIF.

### 3.12 Interrupt

AT8A513J provide two kinds of interrupt: one is software interrupt and the other is hardware interrupt. Software interrupt is caused by execution of instruction INT. There are 5 hardware interrupts:

- Timer0 overflow interrupt.
- Timer1 underflow interrupt.
- WDT timeout interrupt.
- PB input change interrupt.
- External interrupt.
- LVD & Comparator interrupt.

GIE is global interrupt enable flag. It has to be 1 to enable hardware interrupt functions. GIE can be set by ENI instruction and clear to 0 by DISI instruction.

After instruction INT is executed, no matter GIE is set or clear, the next instruction will be fetched from address 0x001. At the same time, GIE will be clear to 0 by AT8A513J automatically. This will prevent nested interrupt from happening. The last instruction of interrupt service routine of software interrupt has to be RETIE. Execution of this instruction will set GIE to 1 and return to original execution sequence.

While any of hardware interrupts is occurred, the corresponding bit of Interrupt Flag Register INTF will be set to 1. This bit will not be clear until firmware writes 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling register INTF. Note that only when the corresponding bit of Interrupt Enable register INTE is set to 1, will the corresponding interrupt flag be read. And if the corresponding bit of Interrupt Enable Register INTE is set to 1 and GIE is also 1, hardware interrupt will occur and next instruction will be fetched from 0x008. At the same time, the register bit GIE will be clear by AT8A513J automatically. Instruction RETIE has to be the last instruction of interrupt service routine which will set GIE to 1 and return to original execution sequence.

#### 3.12.1 Timer0 Overflow Interrupt

Timer0 overflow (from 0x00 to 0xFF) will set register bit T0IF. This interrupt request will be serviced if T0IE and GIE are set to 1.

#### 3.12.2 Timer1 Underflow Interrupt

Timer1 underflow (from 0xFF to 0x00) will set register bit T1IF. This interrupt request will be serviced if T1IE and GIE are set to 1.

#### 3.12.3 WDT Timeout Interrupt

When WDT is timeout and the configuration word selects WDT timeout will generate interrupt request, it will set register bit WDTIF. This interrupt request will be serviced if WDTIE and GIE are set to 1.

## 3.12.4 PB Input Change Interrupt

When  $PBx$ ,  $0 \leq x \leq 5$ , is configured as input pin and corresponding register bit  $WUPBx$  is set to 1, a level change on these selected I/O pin(s) will set register bit  $PBIF$ . This interrupt request will be serviced if  $PBIE$  and  $GIE$  are set to 1. Note when  $PB0$  is both set as level change interrupt and external interrupt, the external interrupt flag  $EIS$  will disable  $PB0$  level change operation.

## 3.12.5 External Interrupt

According to the configuration of  $EIS=1$  and  $INTEDG$ , the selected active edge on I/O pin  $PB0$  will set register bit  $INTIF$  and this interrupt request will be served if  $INTIE$  and  $GIE$  are set to 1.

## 3.12.6 LVD & Comparator Interrupt

When  $VDD$  level falls below LVD voltage, LVD flag will go from high to low, and set the register bit  $LVDIF=1$ . And when the comparator result differs from the previous value, a comparator interrupt is generated. This interrupt request will be serviced if  $LVDIE$  and  $GIE$  are set to 1.

## 3.13 Oscillation Configuration

Because AT8A513J is a dual-clock IC, there are high oscillation ( $F_{HOSC}$ ) and low oscillation ( $F_{LOSC}$ ) which can be selected as system oscillation ( $F_{OSC}$ ). The oscillators which could be used as  $F_{HOSC}$  are internal high RC oscillator ( $I\_HRC$ ). The oscillators which could be used as  $F_{LOSC}$  are internal low RC oscillator ( $I\_LRC$ ).

- (1)  $STPHOSC(OSCCR[1])=1$  will stop  $F_{HOSC}$ .
- (2)  $F_{HOSC}$  will be disabled automatically at Halt mode




Figure 19 Oscillation Configuration of AT8A513J

$I\_HRC$  output frequency is determined by three configuration words and it can be 1M, 2M, 4M, 8M, 16M or 20MHz. When  $I\_LRC$  is selected, its frequency is centered on 32768Hz. Either  $F_{HOSC}$  or  $F_{LOSC}$  can be selected as system oscillation  $F_{OSC}$  according to the value of register bit  $SELHOSC$  ( $OSCCR[0]$ ). When  $SELHOSC$  is 1,  $F_{HOSC}$  is selected as  $F_{OSC}$ . When  $SELHOSC$  is 0,  $F_{LOSC}$  is selected as  $F_{OSC}$ . Once  $F_{OSC}$  is determined, the instruction clock  $F_{INST}$  can be  $F_{OSC}/2$  or  $F_{OSC}/4$  according to value of a configuration.

AT8A513J provides four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, AT8A513J will stop almost all operations except Timer0/Timer1/WDT in order to wake-up periodically. At Halt mode, AT8A513J will sleep until external event or WDT trigger IC to wake-up.

**Reset Event :**

- POR
- LVR
- RSTb pin enter low state
- WDT timeout

**One of Reset Event is occurred**

**Reset State**

Reset Process is complete  
Startup Clock = Fast

Reset Process is complete  
Startup Clock = Slow

**One of Reset Event is occurred**

**Wakeup Event :**

- WDT timeout interrupt
- PB input change interrupt
- External interrupt

**Normal Mode**

**Standby Mode**

**Sleep Mode**

**Halt Mode**

SELHOSC = 1

SELHOSC = 0

OPMD[1:0] = 01

OPMD[1:0] = 01

SELHOSC = 0

OPMD[1:0] = 10

OPMD[1:0] = 10

SELHOSC = 1

SELHOSC = 0

**One of Reset Event is occurred**

**Wakeup Event :**

- T0 timer overflow interrupt
- T1 timer underflow interrupt
- WDT timeout interrupt
- PB input change interrupt
- External interrupt
- Low voltage detect interrupt

Figure 20 Four Operating Modes



### 3.14.1 Normal Mode

After any Reset Event is occurred and Reset Process is complete, AT8A513J will begin to execute program under Normal mode or Slow mode. Which mode is selected after Reset Process is determined by the Startup Clock configuration word. If Startup Clock= I\_HRC, AT8A513J will enter Normal mode, if Startup Clock= I\_LRC, AT8A513J will enter Slow mode. At Normal mode,  $F_{HOSC}$  is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes. After power on or any reset trigger is released, AT8A513J will enter Normal mode after reset process is complete.

- Instruction execution is based on  $F_{HOSC}$  and all peripheral modules may be active according to corresponding module enable bit.
- The  $F_{LOSC}$  is still active and running.
- IC can switch to Slow mode by writing 0 to register bit SELHOSC (OSCCR[0]).
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0] (OSCCR[3:2]).
- For real time clock applications, the AT8A513J can run in normal mode, at the same time the low-frequency clock. Low Oscillator Frequency connects to timer0 clock. This is made possible by setting LCKTM0 to 1 and corresponding configuration word Timer0 source setting to 1.

### 3.14.2 Slow Mode

AT8A513J will enter Slow mode by writing 0 to register bit SELHOSC. At Slow mode,  $F_{LOSC}$  is selected as system oscillation in order to save power consumption but still keep IC running. However,  $F_{HOSC}$  will not be disabled automatically by AT8A513J. Therefore user can write 0 to register bit STPHOSC (OSCCR[1]) in slow mode to reduce power consumption further. But it is noted that it is forbidden to enter slow mode and stop  $F_{HOSC}$  at the same time, one must enter slow mode first, then disable  $F_{HOSC}$ , or the program may hang on.

- Instruction execution is based on  $F_{LOSC}$  and all peripheral modules may be active according to corresponding module enable bit.
- $F_{HOSC}$  can be disabled by writing 1 to register bit STPHOSC.
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0].
- IC can switch to Normal mode by writing 1 to SELHOSC.

### 3.14.3 Standby Mode

AT8A513J will enter Standby mode by writing 10b to register bits OPMD[1:0]. At Standby mode, however,  $F_{HOSC}$  will not be disabled automatically by AT8A513J and user has to enter slow mode and write 1 to register bit STPHOSC in order to stop  $F_{HOSC}$  oscillation. Most of AT8A513J peripheral modules are disabled but Timer can be still active if register bit T0EN/T1EN is set to 1. Therefore AT8A513J can wake-up after Timer0/Timer1 is expired. The expiration period is determined by the register TMR0/TMR1,  $F_{INST}$  and other configurations for Timer0/Timer1.

- Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.
- $F_{HOSC}$  can be disabled by writing 1 to register bit  $STPHOSC$ .
- The  $F_{LOSC}$  is still active and running.
- IC can wake-up from Standby mode if any of (a) Timer0 overflow /Timer1 underflow interrupt, (b) WDT timeout interrupt, (c) PB input change interrupt or (d) INT external interrupt is happened,.
- After wake-up from Standby mode, IC will return to Normal mode if  $SELHOSC=1$ , IC will return to Slow mode if  $SELHOSC=0$ .
- It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time.

### 3.14.4 Halt Mode

AT8A513J will enter Halt mode by executing instruction SLEEP or writing 01b to register bits  $OPMD[1:0]$ . After entering Halt mode, register bit /PD ( $STATUS[3]$ ) will be clear to 0, register bit /TO ( $STATUS[4]$ ) will be set to 1 and WDT will be clear but keep running.

At Halt mode, all of peripheral modules are disabled, instruction execution is stop and AT8A513J can only wake-up by some specific events. Therefore, Halt mode is the most power saving mode provided by AT8A513J.

- Instruction execution is stop and all peripheral modules are disabled.
- $F_{HOSC}$  and  $F_{LOSC}$  are both disabled automatically.
- IC can wake-up from Halt mode if any of (a) WDT timeout interrupt, (b) PB input change interrupt or (c) INT or external interrupt is happened.
- After wake-up from Halt mode, IC will return to Normal mode if  $SELHOSC=1$ , IC will return to Slow mode if  $SELHOSC=0$ .

**Note: you can change  $STPHOSC$  and enter Halt mode in the same instruction.**

- It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time

### 3.14.5 Wake-up Stable Time

The wake-up stable time of Halt mode is  $16 \cdot F_{osc}$ , There is no need of wake-up stable time for Standby mode because either  $F_{HOSC}$  or  $F_{LOSC}$  is still running at Standby mode.

Before AT8A513J enters Standby mode or Halt mode, user may execute instruction ENI. At this condition, AT8A513J will branch to address 0x008 in order to execute interrupt service routine after wake-up. If instruction DISI is executed before entering Standby mode or Halt mode, the next instruction will be executed after wake-up.

### 3.14.6 Summary of Operating Mode

The summary of four operating modes is described in the following table.

Mode	Normal	Slow	Standby	Halt
F <sub>HOSC</sub>	Enabled	STPHOSC	STPHOSC	Disabled
F <sub>LOSC</sub>	Enabled	Enabled	Enabled	Disabled
Instruction Execution	Executing	Executing	Stop	Stop
Timer0/1	T0EN / T1EN	T0EN / T1EN	T0EN / T1EN	Disabled
WDT	Option and WDTEN	Option and WDTEN	Option and WDTEN	Option and WDTEN
Other Modules	Module enable bit	Module enable bit	Module enable bit	All disabled
Wake-up Source	-	-	- Timer0 overflow - Timer1 underflow - WDT timeout - PB input change - INT - LVD	- WDT timeout - PB input change - INT

Table 12 Summary of Operating Modes

### 3.15 Reset Process

AT8A513J will enter Reset State and start Reset Process when one of following Reset Event is occurred:

- Power-On Reset (POR) is occurred when V<sub>DD</sub> rising is detected.
- Low-Voltage Reset (LVR) is occurred when operating V<sub>DD</sub> is below pre-defined voltage.
- Pin RSTb is low state.
- WDT timeout reset.

Moreover, value of all registers will be initialized to their initial value or unchanged if its initial value is unknown. The status bits /TO and /PD could be initialized according to which event causes reset. The /TO and /PD value and its associated event is summarized in the table below.

Event	/TO	/PD
POR, LVR	1	1
RSTb reset from non-Halt mode	unchanged	unchanged
RSTb reset from Halt mode	1	1
WDT reset from non-Halt mode	0	1
WDT reset from Halt mode	0	0
SLEEP executed	1	0
CLRWDW executed	1	1

Table 13 Summary of /TO & /PD Value and its Associated Event

After Reset Event is released, AT8A513J will start Reset Process. It will wait certain amount of period for oscillation stable no matter what kind of oscillator is adopted. This period is called power-up reset time and is determined by three-bit configuration words which can be 140u, 4.5ms, 18ms, 72ms or 288ms. After oscillator is stable, AT8A513J will wait further 16 clock cycles of  $F_{osc}$  (oscillator start-up time, OST) and Reset Process is complete.




Figure 21 Block diagram of on-chip reset circuit

For slow  $V_{DD}$  power-up, it is recommended to use RSTb reset, as the following figure.

- It is recommended the R value should be not greater than 40kΩ.
- The R1 value=100Ω to 1kΩ will prevent high current or Electrical overstress flowing into reset pin.
- The diode helps discharge quickly when power down.




Figure 22 Block Diagram of Reset Application

### 3.16 Comparator-Related Functions

#### 3.16.1 Function Overview

- Voltage Comparator;
- Low Voltage Detection (LVD);
- Built-in resistor voltage divider module to monitor power supply voltage VDD;
- LVD interrupt

#### 3.16.2 Voltage Comparator

AT8A513J provides voltage comparator and internal reference voltage with various analog comparing mode. The comparator non-inverting and inverting input can share with GPIO. CMPEN (register PCON[2]) is used to enable and disable comparator. When CMPEN=0(default), comparator is disabled. When CMPEN=1, the comparator is enabled. In halt mode the comparator is disabled automatically. The structure of comparator is shown in the following figure:




Figure 23 Comparator block diagram

The non-inverting input of the comparator is determined by PS[1:0] (register CMPCR[3:2]).

The table is shown below.

PS[1:0]	Non-inverting input
00	PB1
01	PB4
10	Vref
11	---

Table 14 Non-inverting input select

The inverting input of the comparator is determined by NS[1:0] (register CMPCR[1:0]). The table is shown below.

NS[1:0]	Inverting input
00	PB2
01	PB5
10	Bandgap (0.65V)
11	Vref

Table 15 Inverting input select

There are two ways to get the comparator output result: one is through register polling, the other is through probing output pad.

Comparator output can be polled by LVDOOUT (register PCON1[6] ).

To probe comparator output at output pad, set CMPOE (register OSCCR[6]) to 1, then PB1 will be the real-time state of the comparator output. It is noted that when CMPOE=1, the PWM3 function will be disabled if it is enabled.

### 3.16.3 Comparator Reference Voltage (Vref)

The internal reference voltage Vref is built by series resistance to provide different level of reference voltage. RBIAS\_H and RBIAS\_L are used to select the maximum and minimum values of Vref, and LVDS[3:0] are used to select one of 64 voltage levels. When VDD level falls below Vref voltage, LVD flag will go from high to low, and set the register bit LVDIF=1. And when the comparator result differs from the previous value, a comparator interrupt is generated. This interrupt request will be serviced if LVDIE and GIE are set to 1.




Figure 24 Vref hardware connection & LVD block diagram

The Vref is determined by RBIAS\_H, RBIAS\_L and LVDS[3:0]. The LVDS[3:0] is used to select one out of 64 reference voltages, the table shown below.

Condition				
	$V_{IN-} = V_{ref}(V)$			
LVDS[3:0]	RBIAS[H:L]=[0:0]	RBIAS[H:L]=[1:0]	RBIAS[H:L]=[0:1]	RBIAS[H:L]=[1:1]
1100	0.161*VDD	0.257*VDD	0.075*VDD	0.127*VDD
1010	0.164*VDD	0.262*VDD	0.078*VDD	0.133*VDD
1000	0.170*VDD	0.271*VDD	0.084*VDD	0.143*VDD
1111	0.177*VDD	0.283*VDD	0.093*VDD	0.157*VDD
0111	0.183*VDD	0.292*VDD	0.099*VDD	0.168*VDD
1110	0.190*VDD	0.304*VDD	0.107*VDD	0.182*VDD
0110	0.199*VDD	0.318*VDD	0.117*VDD	0.199*VDD
1101	0.207*VDD	0.330*VDD	0.125*VDD	0.213*VDD
0101	0.216*VDD	0.345*VDD	0.135*VDD	0.230*VDD
0100	0.224*VDD	0.356*VDD	0.144*VDD	0.244*VDD
0011	0.231*VDD	0.369*VDD	0.152*VDD	0.258*VDD
1011	0.248*VDD	0.395*VDD	0.170*VDD	0.289*VDD
0010	0.268*VDD	0.427*VDD	0.192*VDD	0.327*VDD
0001	0.291*VDD	0.463*VDD	0.218*VDD	0.370*VDD
0000	0.317*VDD	0.505*VDD	0.246*VDD	0.419*VDD
1001	0.327*VDD	0.521*VDD	0.258*VDD	0.438*VDD

Table 16 The reference voltage Vref selection table

Based on an internal reference voltage (Vref) generated by a series resistor divider, the comparator can be used to monitor the supply voltage. When the inverting input is set to the internal bandgap reference (0.65V) and the non-inverting input is connected to the internal resistor divider output (Vref), the comparator compares the supply voltage against the configured threshold. The figure 24 is Vref hardware connection & LVD block diagram.

- The comparator output is 0 when the supply voltage is below the threshold.
- The comparator output is 1 when the supply voltage is above the threshold.

#### 3.16.4 Low Voltage Detector (LVD)

AT8A513J low voltage detector (LVD) built-in precise band-gap reference for accurately detecting VDD level. Built-in 14-stage precise low-voltage detection circuit, allowing users to directly select the desired detection

voltage point. If LVDEN(register PCON[5])=1 and VDD voltage value falls below LVD voltage which is selected by LVDS[3:0] as table shown below, the LVD output will become low. If the LVD interrupt is enabled, the LVD interrupt flag will be high and if GIE=1 it will force the program to execute interrupt service routine. Moreover, LVD real-state output can be polled by register PCON1[6].

The following table is LVD voltage select table.

RBIAS[H:L]	LVDS[3:0]	LVD Voltage (V)
00	0001	2.20
00	0010	2.40
00	1011	2.60
00	0011	2.80
00	0100	2.90
00	0101	3.00
00	1101	3.15
00	0110	3.30
00	1110	3.45
00	0111	3.60
00	1111	3.75
00	1000	3.90
00	1010	4.05
00	1100	4.15

Table 17 LVD voltage select

The LVD control flow is as the following:

*Step1: Select LVD voltage by LVDS[3:0]*

*Step2: Set CMPCR = 0x0A*

*Step3: Set PCON[5]=1 (enable LVD)*

*Step4: Check LVD status by PCON1[6]*

**Note: If LVD voltage LVDS[3:0] is changed, user must wait at least 50us(@F<sub>HOSC</sub>=1MHz) to get correct LVD status by PCON1[6]**

### 3.16.5 LVD Interrupt

When VDD level falls below LVD voltage, LVD flag will go from high to low, and set the register bit LVDIF=1. And when the comparator result differs from the previous value, a comparator interrupt is generated. This interrupt request will be serviced if LVDIE and GIE are set to 1.



#### 4. Instruction Set

AT8A513J provides 55 powerful instructions for all kinds of applications.

Inst.	OP		Operation	Cyc.	Flag
	1	2			
Arithmetic Instructions					
ANDAR	R	d	dest = ACC & R	1	Z
IORAR	R	d	dest = ACC   R	1	Z
XORAR	R	d	dest = ACC ⊕ R	1	Z
ANDIA	i		ACC = ACC & i	1	Z
IORIA	i		ACC = ACC   i	1	Z
XORIA	i		ACC = ACC ⊕ i	1	Z
RRR	R	d	Rotate right R	1	C
RLR	R	d	Rotate left R	1	C
BSR	R	bit	Set bit in R	1	-
BCR	R	bit	Clear bit in R	1	-
INCR	R	d	Increase R	1	Z
DECR	R	d	Decrease R	1	Z
COMR	R	d	dest = ~R	1	Z
Conditional Instructions					
BTRSC	R	bit	Test bit in R, skip if clear	1 or 2	-
BTRSS	R	bit	Test bit in R, skip if set	1 or 2	-
INCRSZ	R	d	Increase R, skip if 0	1 or 2	-
DECRSZ	R	d	Decrease R, skip if 0	1 or 2	-
Data Transfer Instructions					
MOVAR	R		Move ACC to R	1	-
MOVR	R	d	Move R	1	Z
MOVIA	i		Move immediate to ACC	1	-
SWAPR	R	d	Swap halves R	1	-
IOST	F		Load ACC to F-page SFR	1	-
IOSTR	F		Move F-page SFR to ACC	1	-
SFUN	S		Load ACC to S-page SFR	1	-
SFUNR	S		Move S-page SFR to ACC	1	-
T0MD			Load ACC to T0MD	1	-
T0MDR			Move T0MD to ACC	1	-
TABLEA			Read ROM	2	-

Inst.	OP		Operation	Cyc.	Flag
	1	2			
Arithmetic Instructions					
ADDAR	R	d	dest = R + ACC	1	Z, DC, C
SUBAR	R	d	dest = R + (~ACC)	1	Z, DC, C
ADCAR	R	d	dest = R + ACC + C	1	Z, DC, C
SBCAR	R	d	dest = R + (~ACC) + C	1	Z, DC, C
ADDIA	i		ACC = i + ACC	1	Z, DC, C
SUBIA	i		ACC = i + (~ACC)	1	Z, DC, C
ADCIA	i		ACC = i + ACC + C	1	Z, DC, C
SBCIA	i		ACC = i + (~ACC) + C	1	Z, DC, C
DAA			Decimal adjust for ACC	1	C
CMPAR	R		Compare R with ACC	1	Z, C
CLRA			Clear ACC	1	Z
CLRR			Clear R	1	Z
Other Instructions					
NOP			No operation	1	-
SLEEP			Go into Halt mode	1	/TO, /PD
CLRWDT			Clear Watch-Dog Timer	1	/TO, /PD
ENI			Enable interrupt	1	-
DISI			Disable interrupt	1	-
INT			Software Interrupt	3	-
RET			Return from subroutine	2	-
RETIE			Return from interrupt and enable interrupt	2	-
RETIA	i		Return, place immediate in ACC	2	-
CALLA			Call subroutine by ACC	2	-
GOTOA			unconditional branch by ACC	2	-
CALL	adr		Call subroutine	2	-
GOTO	adr		unconditional branch	2	-
LCALL	adr		Call subroutine	2	-
LGOTO	adr		unconditional branch	2	-

Table 18 Instruction Set

**ACC:** Accumulator.

**adr:** immediate address.

**bit:** bit address within an 8-bit register R.

**C:** Carry/Borrow bit.

C=1, carry is occurred for addition instruction or borrow is **NOT** occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow **IS** occurred for subtraction instruction.

**d:** Destination.

If d is "0", the result is stored in the ACC.

If d is "1", the result is stored back in register R.

**DC:** Digital carry flag.

**dest:** Destination.

**F:** F-page SFR, F is 0x5 ~ 0xF.

**i:** 8-bit immediate data.

**PC:** Program Counter.

**PCHBUF:** High Byte Buffer of Program Counter.

**/PD:** Power down flag bit.

/PD=1, after power-up or after instruction CLRWDT is executed.

/PD=0, after instruction SLEEP is executed.

**Prescaler:** Prescaler0 dividing rate.

**R:** R-page SFR, R is 0x00 ~ 0x3F.

**S:** S-page SFR, S is 0x0 ~ 0xF.

**T0MD:** T0MD register.

**TBHP:** The high-Byte at target address in ROM.

**TBHD:** Store the high-Byte data at target address in ROM.

**/TO:** Time overflow flag bit.

/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.

/TO=0, WDT timeout is occurred.

**WDT:** Watchdog Timer Counter.

**Z:** Zero flag.

<b>ADCAR</b>	<b>Add ACC and R with Carry</b>	<b>ADDAR</b>	<b>Add ACC and R</b>
Syntax:	ADCAR R, d	Syntax:	ADDAR R, d
Operand:	$0 \leq R \leq 63$ $d = 0, 1.$	Operand:	$0 \leq R \leq 63$ $d = 0, 1.$
Operation:	$R + ACC + C \rightarrow dest$	Operation:	$ACC + R \rightarrow dest$
Status affected:	Z, DC, C	Status affected:	Z, DC, C
Description:	Add the contents of ACC and register R with Carry. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.	Description:	Add the contents of ACC and R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle	1	Cycle:	1
Example:	ADCAR R, d before executing instruction: ACC=0x12, R=0x34, C=1, d=1. after executing instruction: R=0x47, ACC=0x12, C=0.	Example:	ADDAR R, d before executing instruction: ACC=0x12, R=0x34, C=1, d=1. after executing instruction: R=0x46, ACC=0x12, C=0.

<b>ADCIA</b>	<b>Add ACC and Immediate with Carry</b>	<b>ADDIA</b>	<b>Add ACC and Immediate</b>
Syntax:	ADCIA i	Syntax:	ADDIA i
Operand:	$0 \leq i < 255$	Operand:	$0 \leq i < 255$
Operation:	$ACC + i + C \rightarrow ACC$	Operation:	$ACC + i \rightarrow ACC$
Status affected:	Z, DC, C	Status affected:	Z, DC, C
Description:	Add the contents of ACC and the 8-bit immediate data i with Carry. The result is placed in ACC.	Description:	Add the contents of ACC with the 8-bit immediate data i. The result is placed in ACC.
Cycle:	1	Cycle:	1
Example:	ADCIA i before executing instruction: ACC=0x12, i=0x34, C=1. after executing instruction: ACC=0x47, C=0.	Example:	ADDIA i before executing instruction: ACC=0x12, i=0x34, C=1. after executing instruction: ACC=0x46, C=0.

## ANDAR

## AND ACC and R

Syntax:	ANDAR R, d
Operand:	$0 \leq R \leq 63$ . $d = 0, 1$ .
Operation:	ACC & R $\rightarrow$ dest
Status affected:	Z
Description:	The content of ACC is AND'ed with R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	ANDAR R, d before executing instruction: ACC=0x5A, R=0xAF, d=1. after executing instruction: R=0x0A, ACC=0x5A, Z=0.

## BCR

## Clear Bit in R

Syntax:	BCR R, bit
Operand:	$0 \leq R \leq 63$ $0 \leq \text{bit} \leq 7$
Operation:	$0 \rightarrow R[\text{bit}]$
Status affected:	--
Description:	Clear the bit <sup>th</sup> position in R.
Cycle:	1
Example:	BCR R,B2 before executing instruction: R=0x5A, B2=0x3. after executing instruction: R=0x52.

## ANDIA

## AND Immediate with ACC

Syntax:	ANDIA i
Operand:	$0 \leq i < 255$
Operation:	ACC & i $\rightarrow$ ACC
Status affected:	Z
Description:	The content of ACC register is AND'ed with the 8-bit immediate data i. The result is placed in ACC.
Cycle:	1
Example:	ANDIA i before executing instruction: ACC=0x5A, i=0xAF. after executing instruction: ACC=0x0A, Z=0.

## BSR

## Set Bit in R

Syntax:	BSR R, bit
Operand:	$0 \leq R \leq 63$ $0 \leq \text{bit} \leq 7$
Operation:	$1 \rightarrow R[\text{bit}]$
Status affected:	--
Description:	Set the bit <sup>th</sup> position in R.
Cycle:	1
Example:	BSR R,B2 before executing instruction: R=0x5A, B2=0x2. after executing instruction: R=0x5E.

<b>BTRSC</b>		<b>CALL</b>	
<b>Test Bit in R and Skip if Clear</b>		<b>Call Subroutine</b>	
Syntax:	BTRSC R, bit	Syntax:	CALL adr
Operand:	$0 \leq R \leq 63$ $0 \leq \text{bit} \leq 7$	Operand:	$0 \leq \text{adr} < 255$
Operation:	Skip next instruction, if R[bit] = 0.	Operation:	PC + 1 → Top of Stack {PCHBUF, adr} → PC
Status affected:	--	Status affected:	--
Description:	If R[bit] = 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.	Description:	The return address (PC + 1) is pushed onto top of Stack. The 8-bit immediate address adr is loaded into PC[7:0] and PCHBUF[1:0] is loaded into PC[9:8].
Cycle:	1 or 2(skip)	Cycle:	2
Example:	BTRSC R, B2 Instruction1 Instruction2 before executing instruction: R=0x5A, B2=0x2. after executing instruction: because R[B2]=0, instruction1 will not be executed, the program will start execute instruction from instruction2.	Example:	CALL SUB before executing instruction: PC=A0. Stack pointer=1 after executing instruction: PC=address of SUB, Stack[1] = A0+1, Stack pointer=2.

<b>BTRSS</b>		<b>CALLA</b>	
<b>Test Bit in R and Skip if Set</b>		<b>Call Subroutine</b>	
Syntax:	BTRSS R, bit	Syntax:	CALLA
Operand:	$0 \leq R \leq 63$ $0 \leq \text{bit} \leq 7$	Operand:	--
Operation:	Skip next instruction, if R[bit] = 1.	Operation:	PC + 1 → Top of Stack {TBHP, ACC} → PC
Status affected:	--	Status affected:	--
Description:	If R[bit] = 1, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.	Description:	The return address (PC + 1) is pushed onto top of Stack. The contents of TBHP[1:0] is loaded into PC[9:8] and ACC is loaded into PC[7:0].
Cycle:	1 or 2(skip)	Cycle:	2
Example:	BTRSS R, B2 Instruction2 Instruction3 before executing instruction: R=0x5A, B2=0x3. after executing instruction: because R[B2]=1, instruction2 will not be executed, the program will start execute instruction from instruction3.	Example:	CALLA before executing instruction: TBHP=0x02, ACC=0x34. PC=A0. Stack pointer=1. after executing instruction: PC=0x234, Stack[1]=A0+1, Stack pointer=2.

**CLRA      Clear ACC**

Syntax: CLRA

Operand: --

Operation: 00h → ACC  
1 → Z

Status affected: Z

Description: ACC is clear and Z is set to 1.

Cycle: 1

Example: CLRA  
before executing instruction:  
ACC=0x55, Z=0.  
after executing instruction:  
ACC=0x00, Z=1.

**CLRWDT      Clear Watch-Dog Timer**

Syntax: CLRWDT

Operand: --

Operation: 00h → WDT,  
00h → WDT prescaler  
1 → /TO  
1 → /PD

Status affected: /TO, /PD

Description: Executing CLRWDT will reset WDT, Prescaler0 if it is assigned to WDT. Moreover, status bits /TO and /PD will be set to 1.

Cycle: 1

Example: CLRWDT  
before executing instruction:  
/TO=0  
after executing instruction:  
/TO=1

**CLRR      Clear R**

Syntax: CLRR    R

Operand:  $0 \leq R \leq 63$

Operation: 00h → R  
1 → Z

Status affected: Z

Description: The content of R is clear and Z is set to 1.

Cycle: 1

Example: CLRR R  
before executing instruction:  
R=0x55, Z=0.  
after executing instruction:  
R=0x00, Z=1.

**COMR      Complement R**

Syntax: COMR    R, d

Operand:  $0 \leq R \leq 63$   
d = 0, 1.

Operation: ~R → dest

Status affected: Z

Description: The content of R is complemented. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.

Cycle: 1

Example: COMR, d  
before executing instruction:  
R=0xA6, d=1, Z=0.  
after executing instruction:  
R=0x59, Z=0.

**CMPAR      Compare ACC and R**

Syntax:	CMPAR   R
Operand:	$0 \leq R \leq 63$
Operation:	$R - ACC \rightarrow$ (No restore)
Status affected:	Z, C
Description:	Compare ACC and R by subtracting ACC from R with 2's complement representation. The content of ACC and R is not changed.
Cycle:	1
Example:	CMPAR R before executing instruction: R=0x34, ACC=12, Z=0, C=0. after executing instruction: R=0x34, ACC=12, Z=0, C=1.

**DECR      Decrease R**

Syntax:	DECR   R, d
Operand:	$0 \leq R \leq 63$ d = 0, 1.
Operation:	$R - 1 \rightarrow \text{dest}$
Status affected:	Z
Description:	Decrease R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	DECR R, d before executing instruction: R=0x01, d=1, Z=0. after executing instruction: R=0x00, Z=1.

**DAA      Convert ACC Data Format from Hexadecimal to Decimal**

Syntax:	DAA
Operand:	--
Operation:	$ACC(\text{hex}) \rightarrow ACC(\text{dec})$
Status affected:	C
Description:	Convert ACC data format from hexadecimal to decimal after addition operation and restore result to ACC. DAA instruction must be placed immediately after addition operation if decimal format is required. Please note that interrupt should be disabled before addition instruction and enabled after DAA instruction to avoid unexpected result.
Cycle:	1
Example:	DISI ADDAR R,d DAA ENI before executing instruction: ACC=0x28, R=0x25, d=0. after executing instruction: ACC=0x53, C=0.

**DECRSZ      Decrease R, Skip if 0**

Syntax:	DECRSZ   R, d
Operand:	$0 \leq R \leq 63$ d = 0, 1.
Operation:	$R - 1 \rightarrow \text{dest}$ , Skip if result = 0
Status affected:	--
Description:	Decrease R first. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R. If result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.
Cycle:	1 or 2(skip)
Example:	DECRSZ R, d instruction2 instruction3 before executing instruction: R=0x1, d=1, Z=0. after executing instruction: R=0x0, Z=1, and instruction will skip instruction2 execution because the operation result is zero.

<b>DISI</b>	<b>Disable Interrupt Globally</b>	<b>GOTO</b>	<b>Unconditional Branch</b>
Syntax:	DISI	Syntax:	GOTO    adr
Operand:	--	Operand:	$0 \leq \text{adr} < 511$
Operation:	Disable Interrupt, $0 \rightarrow \text{GIE}$	Operation:	$\{\text{PCHBUF}, \text{adr}\} \rightarrow \text{PC}$
Status affected:	--	Status affected:	--
Description:	GIE is clear to 0 in order to disable all interrupt requests.	Description:	GOTO is an unconditional branch instruction. The 9-bit immediate address adr is loaded into PC[8:0] and PCHBUF[1] is loaded into PC[9].
Cycle:	1	Cycle:	2
Example:	DISI before executing instruction: GIE=1. After executing instruction: GIE=0.	Example:	GOTO Level before executing instruction: PC=A0. after executing instruction: PC=address of Level.

<b>ENI</b>	<b>Enable Interrupt Globally</b>	<b>GOTOA</b>	<b>Unconditional Branch</b>
Syntax:	ENI	Syntax:	GOTOA
Operand:	--	Operand:	--
Operation:	Enable Interrupt, $1 \rightarrow \text{GIE}$	Operation:	$\{\text{TBHP}, \text{ACC}\} \rightarrow \text{PC}$
Status affected:	--	Status affected:	--
Description:	GIE is set to 1 in order to enable all interrupt requests.	Description:	GOTOA is an unconditional branch instruction. The content of TBHP[1:0] is loaded into PC[9:8] and ACC is loaded into PC[7:0].
Cycle:	1	Cycle:	2
Example:	ENI before executing instruction: GIE=0. After executing instruction: GIE=1.	Example:	GOTOA before executing instruction: PC=A0. TBHP=0x02, ACC=0x34. after executing instruction: PC=0x234.



<b>INCR</b>	<b>Increase R</b>	<b>INT</b>	<b>Software Interrupt</b>
Syntax:	INCR R, d	Syntax:	INT
Operand:	$0 \leq R \leq 63$ $d = 0, 1.$	Operand:	--
Operation:	$R + 1 \rightarrow \text{dest.}$	Operation:	$PC + 1 \rightarrow \text{Top of Stack,}$ $001h \rightarrow PC$
Status affected:	Z	Status affected:	--
Description:	Increase R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.	Description:	Software interrupt. First, return address ( $PC + 1$ ) is pushed onto the Stack. The address 0x001 is loaded into PC[9:0].
Cycle:	1	Cycle:	3
Example:	INCR R, d before executing instruction: R=0xFF, d=1, Z=0. after executing instruction: R=0x00, Z=1.	Example:	INT before executing instruction: PC=address of INT code. after executing instruction: PC=0x01.

<b>INCRSZ</b>	<b>Increase R, Skip if 0</b>	<b>IORAR</b>	<b>OR ACC with R</b>
Syntax:	INCRSZ R, d	Syntax:	IORAR R, d
Operand:	$0 \leq R \leq 63$ $d = 0, 1.$	Operand:	$0 \leq R \leq 63$ $d = 0, 1.$
Operation:	$R + 1 \rightarrow \text{dest,}$ Skip if result = 0	Operation:	$ACC \mid R \rightarrow \text{dest}$
Status affected:	--	Status affected:	Z
Description:	Increase R first. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R. If result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.	Description:	OR ACC with R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle:	1 or 2(skip)	Cycle:	1
Example:	INCRSZ R, d instruction2, instruction3. before executing instruction: R=0xFF, d=1, Z=0. after executing instruction: R=0x00, Z=1. And the program will skip instruction2 execution because the operation result is zero.	Example:	IORAR R, d before executing instruction: R=0x50, ACC=0xAA, d=1, Z=0. after executing instruction: R=0xFA, ACC=0xAA, Z=0.

IORIA	OR Immediate with ACC
Syntax:	IORIA i
Operand:	$0 \leq i < 255$
Operation:	$ACC \mid i \rightarrow ACC$
Status affected:	Z
Description:	OR ACC with 8-bit immediate data i. The result is stored in ACC.
Cycle:	1
Example:	IORIA i before executing instruction: i=0x50, ACC=0xAA, Z=0. after executing instruction: ACC=0xFA, Z=0.

IOSTR	Move F-page SFR to ACC
Syntax:	IOSTR F
Operand:	$0 \leq F \leq 15$
Operation:	F-page SFR $\rightarrow$ ACC
Status affected:	--
Description:	Move F-page SFR F to ACC.
Cycle:	1
Example:	IOSTR F before executing instruction: F=0x55, ACC=0xAA. after executing instruction: F=0x55, ACC=0x55.

IOST	Load F-page SFR from ACC
Syntax:	IOST F
Operand:	$0 \leq F \leq 15$
Operation:	$ACC \rightarrow$ F-page SFR
Status affected:	--
Description:	F-page SFR F is loaded by content of ACC.
Cycle:	1
Example:	IOST F before executing instruction: F=0x55, ACC=0xAA. after executing instruction: F=0xAA, ACC=0xAA.

LCALL	Call Subroutine
Syntax:	LCALL adr
Operand:	$0 \leq \text{adr} \leq 1023$
Operation:	$PC + 1 \rightarrow$ Top of Stack, adr $\rightarrow$ PC[9:0]
Status affected:	--
Description:	The return address (PC + 1) is pushed onto top of Stack. The 10-bit immediate address adr is loaded into PC[9:0].
Cycle:	2
Example:	LCALL SUB before executing instruction: PC=A0. Stack level=1 after executing instruction: PC=address of SUB, Stack[1]= A0+1, Stack pointer =2.

LGOTO      Unconditional Branch		MOVIA      Move Immediate to ACC	
Syntax:	LGOTO    adr	Syntax:	MOVIA    i
Operand:	$0 \leq \text{adr} \leq 1023$	Operand:	$0 \leq i < 255$
Operation:	$\text{adr} \rightarrow \text{PC}[9:0]$ .	Operation:	$i \rightarrow \text{ACC}$
Status affected:	--	Status affected:	--
Description:	LGOTO is an unconditional branch instruction. The 10-bit immediate address adr is loaded into PC[9:0].	Description:	The content of ACC is loaded with 8-bit immediate data i.
Cycle:	2	Cycle:	1
Example:	LGOTO Level before executing instruction: PC=A0. after executing instruction: PC=address of Level.	Example:	MOVIA i before executing instruction: i=0x55, ACC=0xAA. after executing instruction: ACC=0x55.

MOVAR      Move ACC to R		MOVR      Move to ACC or R	
Syntax:	MOVAR    R	Syntax:	MOVR    R, d
Operand:	$0 \leq R \leq 63$	Operand:	$0 \leq R \leq 63$ $d = 0, 1.$
Operation:	$\text{ACC} \rightarrow R$	Operation:	$R \rightarrow \text{dest}$
Status affected:	--	Status affected:	Z
Description:	Move content of ACC to R.	Description:	The content of R is move to destination. If d is 0, destination is ACC. If d is 1, destination is R and it can be used to check whether R is zero according to status flag Z after execution.
Cycle:	1	Cycle:	1
Example:	MOVAR R before executing instruction: R=0x55, ACC=0xAA. after executing instruction: R=0xAA, ACC=0xAA.	Example:	MOVR R, d before executing instruction: R=0x0, ACC=0xAA, Z=0, d=0. after executing instruction: R=0x0, ACC=0x00, Z=1.

<b>NOP</b>	<b>No Operation</b>
Syntax:	NOP
Operand:	--
Operation:	No operation.
Status affected:	--
Description:	No operation.
Cycle:	1
Example:	NOP before executing instruction: PC=A0 after executing instruction: PC=A0+1

<b>RETIA</b>	<b>Return with Data in ACC</b>
Syntax:	RETIA i
Operand:	$0 \leq i < 255$
Operation:	$i \rightarrow \text{ACC}$ , Top of Stack $\rightarrow \text{PC}$
Status affected:	--
Description:	ACC is loaded with 8-bit immediate data i and PC is loaded from top of Stack as return address and GIE is set to 1.
Cycle:	2
Example:	RETIA i before executing instruction: GIE=0, Stack pointer =2, i=0x55, ACC=0xAA. after executing instruction: GIE=1, PC=Stack[2], Stack pointer =1, ACC=0x55.

<b>RETIE</b>	<b>Return from Interrupt and Enable Interrupt Globally</b>
Syntax:	RETIE
Operand:	--
Operation:	Top of Stack $\rightarrow \text{PC}$ $1 \rightarrow \text{GIE}$
Status affected:	--
Description:	The PC is loaded from top of Stack as return address and GIE is set to 1.
Cycle:	2
Example:	RETIE before executing instruction: GIE=0, Stack level=2. after executing instruction: GIE=1, PC=Stack[2], Stack level =1.


<b>RET</b>	<b>Return from Subroutine</b>
Syntax:	RET
Operand:	--
Operation:	Top of Stack $\rightarrow \text{PC}$
Status affected:	--
Description:	PC is loaded from top of Stack as return address.
Cycle:	2
Example:	RET before executing instruction: Stack level=2. after executing instruction: PC=Stack[2], Stack level=1.

**RLR Rotate Left R Through Carry**

Syntax: RLR R, d

Operand:  $0 \leq R \leq 63$   
d = 0, 1.

Operation:  $C \rightarrow \text{dest}[0], R[7] \rightarrow C,$   
 $R[6:0] \rightarrow \text{dest}[7:1]$



Status affected: C

Description: The content of R is rotated one bit to the left through flag Carry. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.

Cycle: 1


Example: RLR R, d  
before executing instruction:  
R=0xA5, d=1, C=0.  
after executing instruction:  
R=0x4A, C=1.

**RRR Rotate Right R Through Carry**

Syntax: RRR R, d

Operand:  $0 \leq R \leq 63$   
d = 0, 1.

Operation:  $C \rightarrow \text{dest}[7], R[7:1] \rightarrow \text{dest}[6:0],$   
 $R[0] \rightarrow C$



Status affected: C

Description: The content of R is rotated one bit to the right through flag Carry. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.

Cycle: 1

Example: RRR R, d  
before executing instruction:  
R=0xA5, d=1, C=0.  
after executing instruction:  
R=0x52, C=1.

**SBCAR Subtract ACC and Carry from R**

Syntax: SBCAR R, d

Operand:  $0 \leq R \leq 63$   
d = 0, 1.

Operation:  $R + (\sim \text{ACC}) + C \rightarrow \text{dest}$

Status affected: Z, DC, C

Description: Subtract ACC and Carry from R with 2's complement representation. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.

Cycle: 1

Example: SBCAR R, d

(a) before executing instruction:  
R=0x05, ACC=0x06, d=1, C=0.  
after executing instruction:  
R=0xFE, C=0. (-2)

(b) before executing instruction:  
R=0x05, ACC=0x06, d=1, C=1.  
after executing instruction:  
R=0xFF, C=0. (-1)

(c) before executing instruction:  
R=0x06, ACC=0x05, d=1, C=0.  
after executing instruction:  
R=0x00, C=1. (-0), Z=1.

(d) before executing instruction:  
R=0x06, ACC=0x05, d=1, C=1.  
after executing instruction:  
R=0x1, C=1. (+1)

## SBCIA Subtract ACC and Carry from Immediate

Syntax:	SBCIA i
Operand:	$0 \leq i < 255$
Operation:	$i + (\sim \text{ACC}) + C \rightarrow \text{dest}$
Status affected:	Z, DC, C
Description:	Subtract ACC and Carry from 8-bit immediate data i with 2's complement representation. The result is placed in ACC.
Cycle:	1
Example:	<p>SBCIA i</p> <p>(a) before executing instruction: i=0x05, ACC=0x06, C=0. after executing instruction: ACC=0xFE, C=0. (-2)</p> <p>(b) before executing instruction: i=0x05, ACC=0x06, C=1. after executing instruction: ACC=0xFF, C=0. (-1)</p> <p>(c) before executing instruction: i=0x06, ACC=0x05, C=0. after executing instruction: ACC=0x00, C=1. (-0), Z=1.</p> <p>(d) before executing instruction: i=0x06, ACC=0x05, C=1. after executing instruction: ACC=0x1, C=1. (+1)</p>

## SFUNR Move S-page SFR to ACC

Syntax:	SFUNR S
Operand:	$0 \leq S \leq 15$
Operation:	S-page SFR $\rightarrow$ ACC
Status affected:	--
Description:	Move S-page SFR S to ACC.
Cycle:	1
Example:	<p>SFUNR S</p> <p>before executing instruction: S=0x55, ACC=0xAA.</p> <p>after executing instruction: S=0x55, ACC=0x55.</p>

## SFUN Load S-page SFR from ACC

Syntax:	SFUN S
Operand:	$0 \leq S \leq 15$
Operation:	ACC $\rightarrow$ S-page SFR
Status affected:	--
Description:	S-page SFR S is loaded by content of ACC.
Cycle:	1
Example:	<p>SFUN S</p> <p>before executing instruction: S=0x55, ACC=0xAA.</p> <p>after executing instruction: S=0xAA, ACC=0xAA.</p>

## SLEEP Enter Halt Mode

Syntax:	SLEEP
Operand:	--
Operation:	<p>00h <math>\rightarrow</math> WDT, 00h <math>\rightarrow</math> WDT prescaler 1 <math>\rightarrow</math> /TO 0 <math>\rightarrow</math> /PD</p>
Status affected:	/TO, /PD
Description:	WDT and Prescaler0 are clear to 0. /TO is set to 1 and /PD is clear to 0. IC enter Halt mode.
Cycle:	1
Example:	<p>SLEEP</p> <p>before executing instruction: /PD=1, /TO=0.</p> <p>after executing instruction: /PD=0, /TO=1.</p>

<b>SUBAR</b>	<b>Subtract ACC from R</b>	<b>SWAPR</b>	<b>Swap High/Low Nibble in R</b>
Syntax:	SUBAR R, d	Syntax:	SWAPR R, d
Operand:	$0 \leq R \leq 63$ d = 0, 1.	Operand:	$0 \leq R \leq 63$ d = 0, 1.
Operation:	R – ACC → dest	Operation:	R[3:0] → dest[7:4]. R[7:4] → dest[3:0]
Status affected:	Z, DC, C	Status affected:	--
Description:	Subtract ACC from R with 2's complement representation. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.	Description:	The high nibble and low nibble of R is exchanged. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
Cycle:	1	Cycle:	1
Example:	SBCAR R, d (a) before executing instruction: R=0x05, ACC=0x06, d=1. after executing instruction: R=0xFF, C=0. (-1) (b) before executing instruction: R=0x06, ACC=0x05, d=1. after executing instruction: R=0x01, C=1. (+1)	Example:	SWAPR R, d before executing instruction: R=0xA5, d=1. after executing instruction: R=0x5A.

<b>SUBIA</b>	<b>Subtract ACC from Immediate</b>	<b>TABLEA</b>	<b>Read ROM data</b>
Syntax:	SUBIA i	Syntax:	TABLEA
Operand:	$0 \leq i < 255$	Operand:	--
Operation:	i – ACC → ACC	Operation:	ROM data{ TBHP, ACC } [7:0] → ACC ROM data{TBHP, ACC} [13:8] → TBHD.
Status affected:	Z, DC, C	Status affected:	--
Description:	Subtract ACC from 8-bit immediate data i with 2's complement representation. The result is placed in ACC.	Description:	The 8 least significant bits of ROM pointed by {TBHP[2:0], ACC} is placed to ACC. The 6 most significant bits of ROM pointed by {TBHP[2:0], ACC} is placed to TBHD[5:0].
Cycle:	1	Cycle:	2
Example:	SUBIA i (a) before executing instruction: i=0x05, ACC=0x06. after executing instruction: ACC=0xFF, C=0. (-1) (b) before executing instruction: i=0x06, ACC=0x05, d=1. after executing instruction: ACC=0x01, C=1. (+1)	Example:	TABLEA before executing instruction: TBHP=0x02, CC=0x34. TBHD=0x01. ROM data[0x234]= 0x35AA after executing instruction: TBHD=0x35, ACC=0xAA.

**T0MD      Load ACC to T0MD**

Syntax:	T0MD
Operand:	--
Operation:	ACC $\rightarrow$ T0MD
Status affected:	--
Description:	The content of T0MD is loaded by ACC.
Cycle:	1
Example:	T0MD before executing instruction: T0MD=0x55, ACC=0xAA. after executing instruction: T0MD=0xAA.

**XORAR      Exclusive-OR ACC with R**

Syntax:	XORAR    R, d
Operand:	$0 \leq R \leq 63$ d = 0, 1.
Operation:	ACC $\oplus$ R $\rightarrow$ dest
Status affected:	Z
Description:	Exclusive-OR ACC with R. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
Cycle:	1
Example:	XORAR R, d before executing instruction: R=0xA5, ACC=0xF0, d=1. after executing instruction: R=0x55.

**T0MDR      Move T0MD to ACC**

Syntax:	T0MDR
Operand:	--
Operation:	T0MD $\rightarrow$ ACC
Status affected:	--
Description:	Move the content of T0MD to ACC.
Cycle:	1
Example:	T0MDR before executing instruction T0MD=0x55, ACC=0xAA. after executing instruction ACC=0x55.

**XORIA      Exclusive-OR Immediate with ACC**

Syntax:	XORIA    i
Operand:	$0 \leq i < 255$
Operation:	ACC $\oplus$ i $\rightarrow$ ACC
Status affected:	Z
Description:	Exclusive-OR ACC with 8-bit immediate data i. The result is stored in ACC.
Cycle:	1
Example:	XORIA i before executing instruction: i=0xA5, ACC=0xF0. after executing instruction: ACC=0x55.



## 5. Configuration Words

Item	Name	Options				
1	High IRC Frequency	1. 1MHz 4. 8MHz	2. 2MHz 5. 16MHz	3. 4MHz 6. 20MHz		
2	Low Oscillator Frequency	1. I_LRC				
3	Inst Clock Output	1. PB4 is IO	2. PB4 output instruction clock			
4	Instruction Clock	1. 2 oscillator period	2. 4 oscillator period			
5	WDT	1. Watchdog Enable (Software control) 2. Watchdog Disable (Always disable)				
6	WDT Event	1. Watchdog Reset	2. Watchdog Interrupt			
7	Timer0 Source	1. EX_CK1	2. Low Oscillator			
8	Reset	1. PB3 is reset	2. PB3 is IO			
9	PWM1EN	1. PB2 is PWM output	2. PB2 is IO			
10	Startup Time	1. 140us	2. 4.5ms	3. 18ms	4. 72ms	5. 288ms
11	WDT Time Base	1. 3.5ms	2. 15ms	3. 60ms	4. 250ms	
12	LVR Setting	1. Register Control 3. Always On	2. Register Control + Halt mode Off 4. Operation mode On + Halt mode Off			
13	LVR Voltage	1. 1.6V 6. 2.7V	2. 1.8V 7. 3.0V	3. 2.0V 8. 3.3V	4. 2.2V 9. 3.6V	5. 2.4V
14	VDD Voltage	1. 3.0V	2. 4.5V	3. 5.0V		
15	Read Output Data	1. I/O port	2. Register			
17	Input High Voltage (V <sub>IH</sub> )	1. 0.8VDD	2. 0.6VDD			
18	Input Low Voltage (V <sub>IL</sub> )	1. 0.3VDD	2. 0.2VDD			
19	Input Voltage ( V <sub>IH</sub> /V <sub>IL</sub> )	1. Schmitt	2. No Schmitt			
20	Drive /Sink Current Type @5V	1. Small	2. Normal			
21	SPWM[0]	1. PB1 = PWM2, PB4 = IO	2. PB4 = PWM2, PB1 = IR(by Register)			
22	SPWM[1]	1. PB0 = PWM3, PB5 = RESZ(by Register)	2. PB5 = PWM3, PB0 = IO			
23	PB1	1. CMP analog input	2. Digital input			
24	PB2	1. CMP analog input	2. Digital input			
25	PB4	1. CMP analog input	2. Digital input			
26	PB5	1. CMP analog input	2. Digital input			

Table 20 Configuration Words

## 6. Electrical Characteristics

### 6.1 Absolute Maximum Rating

Symbol	Parameter	Rated Value	Unit
$V_{DD} - V_{SS}$	Supply voltage	-0.5 ~ +6.0	V
$V_{IN}$	Input voltage	$V_{SS}-0.3V \sim V_{DD}+0.3$	V
$T_{OP}$	Operating Temperature	-40 ~ +85	°C
$T_{ST}$	Storage Temperature	-40 ~ +125	°C

### 6.2 DC Characteristics

(All refer  $F_{INST}=F_{HOSC}/4$ ,  $F_{HOSC}=16MHz@I\_HRC$ , WDT enabled, ambient temperature  $T_A=25^{\circ}C$  unless otherwise specified.)

Symbol	Parameter	$V_{DD}$	Min.	Typ.	Max.	Unit	Condition
$V_{DD}$	Operating voltage	--	3.0	--	5.5	V	$F_{INST}=10MHz @ I\_HRC 20MHz/2T$
			2.7				$F_{INST}=8MHz @ I\_HRC 16MHz/2T$
			2.2				$F_{INST}=5MHz @ I\_HRC 20MHz/4T$
			2.0				$F_{INST}=4MHz @ I\_HRC 16MHz/4T \& 8MHz/2T$
			2.0				$F_{INST}=2MHz @ I\_HRC 8MHz/4T \& 4MHz/2T$
			1.6				$F_{INST}=1MHz @ I\_HRC 4MHz/4T$
			1.6				$F_{INST}=8KHz @ I\_LRC 32KHz/4T$
			1.6				$F_{INST}=8KHz @ I\_LRC 32KHz/4T$
$V_{IH}$	Input high voltage	5V	3.8	--	--	V	RSTb $0.8V_{DD}$
		3V	2.2	--	--		
		5V	3.7	--	--	V	All other I/O pins, EX_CK1, INT $0.8V_{DD}$
		3V	2.3	--	--		
		5V	2.7	--	--	V	All other I/O pins, EX_CK1, INT $0.6V_{DD}$
		3V	1.7	--	--		
		5V	--	2.8	--	V	All other I/O pins, EX_CK1, INT No Schmitt Trigger ( $0.5V_{DD}$ )
		3V	--	1.7	--		
$V_{IL}$	Input low voltage	5V	--	--	1.5	V	RSTb ( $0.2V_{DD}$ )
		3V	--	--	1.0		
		5V	--	--	1.9	V	All other I/O pins, EX_CK1, INT $0.3V_{DD}$
		3V	--	--	1.0		
		5V	--	--	1.0	V	All other I/O pins, EX_CK1, INT $0.2V_{DD}$
		3V	--	--	0.7		
		5V	--	2.8	--	V	All other I/O pins, EX_CK1, INT No Schmitt Trigger ( $0.5V_{DD}$ )
		3V	--	1.7	--		
$I_{OH}$	Output high current (Small current)	5V	--	2.2	--	mA	$V_{OH}=4.0V$
		3V	--	1.2	--		$V_{OH}=2.0V$
	Output high current (Normal current)	5V	--	17	--	mA	$V_{OH}=4.0V$
		3V	--	10	--		$V_{OH}=2.0V$
$I_{OL}$	Output low current (Small current)	5V	--	6.6	--	mA	$V_{OL}=1.0V$
		3V	--	3.8	--		
	Output low current (Normal current)	5V	--	38	--	mA	$V_{OL}=1.0V$
		3V	--	23	--		

I <sub>OP</sub>	Operating current	Normal Mode					
		5V	--	1.29	--	mA	F <sub>HOSC</sub> =20MHz @ I <sub>HRC</sub> /2
		3V	--	0.52	--		
		5V	--	1.21	--	mA	F <sub>HOSC</sub> =16MHz @ I <sub>HRC</sub> /2
		3V	--	0.47	--		
		5V	--	1.15	--	mA	F <sub>HOSC</sub> =20MHz @ I <sub>HRC</sub> /4
		3V	--	0.42	--		
		5V	--	1.08	--	mA	F <sub>HOSC</sub> =16MHz @ I <sub>HRC</sub> /4
		3V	--	0.39	--		
		5V	--	0.99	--	mA	F <sub>HOSC</sub> =8MHz @ I <sub>HRC</sub> /4
		3V	--	0.33	--		
		5V	--	0.94	--	mA	F <sub>HOSC</sub> =4MHz @ I <sub>HRC</sub> /4
		3V	--	0.3	--		
		5V	--	0.92	--	mA	F <sub>HOSC</sub> =2MHz @ I <sub>HRC</sub> /4
		3V	--	0.28	--		
		5V	--	0.91	--	mA	F <sub>HOSC</sub> =1MHz @ I <sub>HRC</sub> /4
		3V	--	0.28	--		
		Slow mode					
		5V	--	4.32	--	uA	F <sub>HOSC</sub> disabled, F <sub>LOSC</sub> =32KHz @ I <sub>LRC</sub> /2
		3V	--	2.34	--		
5V	--	2.96	--	uA	F <sub>HOSC</sub> disabled, F <sub>LOSC</sub> =32KHz @ I <sub>LRC</sub> /4		
3V	--	1.71	--				
I <sub>STB</sub>	Standby current	5V	--	1.72	--	uA	Standby mode, F <sub>HOSC</sub> disabled, F <sub>LOSC</sub> =32KHz @ I <sub>LRC</sub> /4
		3V	--	1.17	--		
I <sub>HALT</sub>	Halt current	5V	--	--	0.1	uA	Halt mode, WDT disable. LVR disable
		3V	--	--	0.1		
		5V	--	--	1.0	uA	Halt mode, WDT disable. LVR enable
		3V	--	--	0.6		
		5V	--	--	3.0	uA	Halt mode, WDT enable. LVR disable
		3V	--	--	2.0		
R <sub>PH</sub>	Pull-High resistor	5V	--	125	--	kΩ	Pull-High resistor (not include PB3)
		3V	--	65	--		
		5V	--	85	--	kΩ	Pull-High resistor (PB3)
		3V	--	85	--		
R <sub>PL</sub>	Pull-Low resistor	5V	--	120	--	kΩ	Pull-Low resistor
		3V	--	60	--		

### 6.3 OSC Characteristics

(Measurement conditions  $V_{DD}$  Voltage,  $T_A$  Temperature are equal to programming conditions.)

Parameter	Min.	Typ.	Max.	Unit	Condition
I_HRC deviation by socket			±1	%	Socket installed directly on writer.
I_HRC deviation by handler			±3	%	Handler condition with correct setup.
I_LRC deviation by handler			±5	%	

### 6.4 Comparator / LVD Characteristics


( $V_{DD}=5V$ ,  $V_{SS}=0V$ ,  $T_A=25^\circ C$  unless otherwise specified.)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
$V_{IVR}$	Comparator input voltage range	0	--	$V_{DD}-1.5$	V	$F_{HOSC}=1MHz$
$T_{ENO}$	Comparator enable to output valid	--	20	--	us	$F_{HOSC}=1MHz$
$I_{CO}$	Operating current of comparator	--	70	--	uA	$F_{HOSC}=1MHz$ , P2V mode
$I_{LVD}$	Operating current of LVD	--	85	--	uA	$F_{HOSC}=1MHz$ , LVD=4.15V
$E_{LVD}$	LVD voltage error	--	5	--	%	$F_{HOSC}=1MHz$ , LVD=4.15V
$CP_{OS}$	Comparator offset	--	10	20	mV	


**\*Note:** These parameters are for design reference, not tested for each chip.

### 6.5 Characteristic Graph


#### 6.5.1 Frequency vs. $V_{DD}$ of I\_HRC




### 6.5.2 Frequency vs. Temperature of I\_HRC




### 6.5.3 Frequency vs. V<sub>DD</sub> of I\_LRC






#### 6.5.4 Frequency vs. Temperature of I\_LRC




#### 6.5.5 Pull High Resistor vs. VDD





## 6.5.6 VIH/VIL vs. VDD






### 6.5.7 VIH/VIL vs. Temperature







## 6.6 Recommended Operating Voltage

1. Recommended Operating Voltage (Temperature range: -40 °C ~ +85 °C)

Frequency	LVR default Setting	LVR Setting (Min. @25°C)
20M/2T	3.6V	3.3V
16M/2T	3.0V	2.7V
20M/4T	2.4V	2.2V
16M/4T	2.2V	2.0V
8M/4T	2.0V	1.8V
4M/4T	1.8V	1.8V


**\*Note:** These parameters are for design reference, not tested for each chip.

2. Bypass Prescaler (TM1\_HRC=1)

Frequency	LVR : Recommended Bypass Prescaler
20M/2T	3.3V @ I_HRC=20MHz
16M/2T	2.7V @ I_HRC=16MHz
20M/4T	2.7V @ I_HRC=20MHz
16M/4T	2.4V @ I_HRC=16MHz
8M/4T	2.4V @ I_HRC=8MHz
4M/4T	2.4V @ I_HRC=4MHz


**\*Note:** These parameters are for design reference, not tested for each chip.

## 6.7 LVR vs. Temperature



## 7. Package Dimension

### 7.1 8-Pin Plastic SOP (150 mil)



## 8. Ordering Information

P/N	Package Type	Pin Count	Package Width	Shipping
AT8A513J	Die	--	--	--
AT8A513JS8	SOP	8	150 mil	<u>Tape &amp; Reel</u> : 2.5K pcs per Reel <u>Tube</u> : 100 pcs per Tube