AT8BM62D

14 I/O + 13-ch ADC 8-bit MTP-Based MCU

Version 1.3

Jul. 11, 2025

ATW TECHNOLOGY CO. reserves the right to change this document without prior notice. Information provided by ATW is believed to be accurate and reliable. However, ATW makes no warranty for any errors which may appear in this document. Contact ATW to obtain the latest version of device specifications before placing your orders. No responsibility is assumed by ATW for any infringement of patent or other rights of third parties which may result from its use. In addition, ATW products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of ATW.



Revision History

Version	Date	Description	Modified Page
1.0	2024/03/05	Formal release.	-
1.1	2024/8/21	Pin assignment add QFN package type.	Page 15
1.2	2024/11/29	Package Add VPP PIN Define. Add CMP Table.	14,15 83
1.3	2025/07/11	Add VHS1~0 10: VREFH:1.2V.	31





Table of Contents

1.	概述			8
	1.1	功能		9
1.	Gen	eral Des	scription	11
	1.1	Feature	' PS	11
	1.2	Block D	viagram	14
	1.3		ignment	
	1.4		scription	
2	Mam		ganization	
۷.			m Memory	
	2.1	_		
	2.2	Registe	r Memory	19
3.	Fund	ction De	escription	23
	3.1	R-page	Special Function Register	23
		3.1.1	INDF (Indirect Addressing Register)	23
		3.1.2	TMR0 (Timer0 Register)	23
		3.1.3	PCL (Low Byte of PC[10:0])	
		3.1.4	STATUS (Status Register)	
		3.1.5	FSR (Register File Selection Register)	24
		3.1.6	PortA (PortA Data Register)	25
		3.1.7	PortB (PortB Data Register)	
		3.1.8	PCON (Power Control Register)	25
		3.1.9	BWUCON (PortB Wake-up Control Register)	26
		3.1.10	PCHBUF (High Byte of PC)	26
		3.1.11	ABPLCON (PortA/PortB Pull-Low Resistor Control Register)	26
		3.1.12	BPHCON (PortB Pull-High Resistor Control Register)	27
		3.1.13	INTE (Interrupt Enable Register)	
		3.1.14	INTF (Interrupt Flag Register)	28
		3.1.15	ADMD (ADC mode Register)	29
		3.1.16	ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)	30
		3.1.17	ADD (ADC output data Register)	30
		3.1.18	ADVREFH (ADC high reference voltage Register)	30
		3.1.19	ADCR (Sampling pulse and ADC bit Register)	31
		3.1.20	AWUCON (PortA Wake-up Control Register)	31



	3.1.21	PACON (ADC analog pin Register)	31
	3.1.22	ADJMD (ADC offset Register)	32
	3.1.23	INTEDG (Interrupt Edge Register)	32
	3.1.24	TMRH (Timer High Byte Register)	33
	3.1.25	ANAEN (Analog Circuit Enable Register)	33
	3.1.26	RFC (RFC Register)	
	3.1.27	TM4RH (Timer4 High Byte Register)	34
	3.1.28	INTE2 (Interrupt Enable and Flag 2nd. Register)	34
3.2	T0MD I	Register	35
3.3	F-page	Special Function Register	36
	3.3.1	IOSTA (PortA I/O Control Register)	36
	3.3.2	IOSTB (PortB I/O Control Register)	36
	3.3.3	APHCON (PortA Pull-High Resistor Control Register)	37
	3.3.4	PS0CV (Prescaler0 Counter Value Register)	37
	3.3.5	BODCON (PortB Open-Drain Control Register)	37
	3.3.6	CMPCR (Comparator voltage select Control Register)	38
	3.3.7	PCON1 (Power Control Register1)	38
3.4	S-page	Special Function Register	39
	3.4.1	TMR1 (Timer1 Register)	
	3.4.2	T1CR1 (Timer1 Control Register1)	40
	3.4.3	T1CR2 (Timer1 Control Register2)	41
	3.4.4	PWM1DUTY (PWM1 Duty Register)	41
	3.4.5	PS1CV (Prescaler1 Counter Value Register)	42
	3.4.6	BZ1CR (Buzzer1 Control Register)	42
	3.4.7	IRCR (IR Control Register)	43
	3.4.8	TBHP (Table Access High Byte Address Pointer Register)	43
	3.4.9	TBHD (Table Access High Byte Data Register)	44
	3.4.10	P2CR1 (PWM2 Control Register1)	44
	3.4.11	PWM2DUTY (PWM2 Duty Register)	44
	3.4.12	OSCCR (Oscillation Control Register)	44
	3.4.13	P3CR1 (PWM3 Control Register1)	45
	3.4.14	PWM3DUTY (PWM3 Duty Register)	45
	3.4.15	TMR4 (Timer4 Register)	46
	3.4.18	T4CR1 (Timer4 Control Register1)	46
	3.4.19	T4CR2 (Timer4 Control Register2)	47
	3.4.20	PWM4DUTY (PWM4 Duty Register)	48



	3.4.21	PS4CV (Prescaler4 Counter Value Register)	
	3.4.22	TMR5 (Timer5 Register)	48
	3.4.23	T5CR1 (Timer5 Control Register1)	
	3.4.24	T5CR2 (Timer5 Control Register2)	49
	3.4.25	PWM5DUTY (PWM5 Duty Register)	50
	3.4.26	PS5CV (Prescaler5 Counter Value Register)	
	3.4.27	TM5RH (Timer High Byte Register)	51
3.5	T-page	Special Function Register	51
	3.5.1	INTE3 (Interrupt Enable 3 Register)	51
	3.5.2	INTF3 (Interrupt Flag 3 Register)	51
	3.5.3	CCPCON (CCP Control Register)	52
	3.5.4	PWMDB (Dead band control Register)	53
3.6	I/O Por	t	53
	3.6.1	Block Diagram of IO Pins	56
3.7	Timer0		65
3.8	Timer1	/ PWM1 / Buzzer1	66
3.9	PWM2		69
3.10	PWM3		69
3.11		/ PWM4	
3.12	Timer5	/ PWM5	72
3.13	CCP M	ode	74
	3.13.1	Capture Mode	75
	3.13.2	Compare Mode	
	3.13.3	CCP PWM Mode	76
3.14	RFC M	ode	78
3.15	IR Carr	ier	79
		Itage Detector (LVD)	
3.17	Voltage	Comparator	81
	3.17.1	Comparator Reference Voltage (Vref)	
3.18	Analog	-to-Digital Convertor (ADC)	84
	3.18.1	ADC reference voltage	
	3.18.2	ADC analog input channel	
	3.18.3	ADC clock (ADCLK), sampling clock (SHCLK) and bit number	87
	3.18.4	ADC offset calibration	
	3.18.5	ADC operation	88



	3.19	Watch-D	Dog Timer (WDT)	88
	3.20	Interrup	t	89
		3.20.1	Timer0 Overflow Interrupt	
		3.20.2	Timer1 Underflow Interrupt	
		3.20.3	Timer4 Underflow Interrupt	90
		3.20.4	Timer5 Underflow/CCP Interrupt	
		3.20.5	WDT Timeout Interrupt	90
		3.20.6	PA/PB Input Change Interrupt	90
		3.20.7	External 0 Interrupt	90
		3.20.8	External 1 Interrupt	
		3.20.9	External 2 Interrupt	91
		3.20.9	LVD/comparator Interrupt	91
		3.20.10	ADC end of conversion Interrupt	91
	3.21	Oscillati	on Configuration	91
	3.22	Operatir	ng Mode	94
		3.22.1	Normal Mode	95
		3.22.2	Slow Mode	95
		3.22.3	Standby Mode	95
		3.22.4	Halt Mode	96
		3.22.5	Wake-up Stable Time	96
		3.22.6	Summary of Operating Mode	97
			Process	
	3.24	On-Chip	Debug (OCD)	99
		3.24.1	Function Description	
		3.24.2	Limitation of OCD	99
4	Inetr	uction S	Sat	100
			Set	
		_	on Words	
6.	Elec	trical Cl	haracteristics	118
	6.1	Absolute	e Maximum Rating	118
	6.2	DC Cha	racteristics	118
	6.3	OSC Ch	naracteristics	121
	6.4		rator / LVD Characteristics	
	6.5	•	naracteristics	
	6.6		naracteristics	
	-		V /	



8.	Orde	ering Information	130
	7.4	16-Pin Plastic QFN (3*3 mil)	129
	7.3	16-Pin Plastic SOP (150 mil)	129
	7.2	14-Pin Plastic SOP (150 mil)	128
	7.1	8-Pin Plastic SOP (150 mil)	128
7.	Pack	rage Dimension	128
		LVD vs. Temperature	
	6.9	LVR vs. Temperature	126
	6.8	Recommended Operating Voltage	
		6.7.5 VIH/VIL vs. VDD	125
		6.7.4 Pull High Resistor vs. VDD	
		6.7.3 Low Dropout Regulator vs. Temperature	
		6.7.2 Frequency vs. Temperature of I_HRC & I_LRC	123
		6.7.1 Frequency vs. VDD of I_HRC & I_LRC	123
	6.7	Characteristic Graph	123



1. 概述

AT8BM62D 是以MTP作為程式記憶體,做為非揮發性資料記憶體的 8 位元微控制器。除此之外內建類比數位轉換器 也適用於家電或量測等等的應用設計。採用CMOS製程並同時提供客戶低成本、高性能、等顯著優勢。而MTP作為程式記憶體能讓使用者更方便且有效率的開發產品。AT8BM62D 核心建立在精簡指令集架構,可以很容易地做編輯和控制,共有 53 條指令。除了少數指令需要 2 個時序,大多數指令都是 1 個時序即能完成,可以讓使用者輕鬆地以程式控制完成不同的應用。因此非常適合各種中低記憶容量但又複雜的應用。

AT8BM62D內建除錯仿真電路,利用兩個脚位與很少的外接硬體,就能實現在線仿真器的大多數功能,例如設定程式執行條件與中斷條件,片上單步執行,以及查看及設定各種暫存器的內容。仿真的執行效果將比一般的仿真器更接近實際IC運作。

AT8BM62D内建 12 位元高精度 11+2 通道類比數位轉換器與高精度電壓比較器,足以應付各種類比介面的偵測與量測。

AT8BM62D內建的高頻振盪器, 在I/O的資源方面,AT8BM62D 有 14 根彈性的雙向I/O腳,每個I/O腳都有單獨的暫存器控制為輸入或輸出腳。而且每一個I/O腳位都有附加的程式控制功能如上拉或下拉電阻或開漏極(Open-Drain) 輸出。此外針對紅外線搖控的產品方面,AT8BM62D內建了可選擇頻率的紅外載波發射口。

AT8BM62D 有四組計時器,可用系統頻率當作一般的計時的應用或者從外部訊號觸發來計數。另外AT8BM62D 提供 5 組 10 位元解析度的PWM輸出,1 組蜂鳴器輸出可用來驅動馬達、LED、或蜂鳴器等等。AT8BM62D的計時器同時具有增強型捕捉/比較/可編程死區時間的PWM模塊(ECCP).

AT8BM62D 採用雙時鐘機制,高速振盪或者低速振盪都可以分別選擇內部RC振盪或外部晶振輸入。在雙時鐘機制下,AT8BM62D 可選擇多種工作模式如正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode) 與睡眠模式(Halt mode)可節省電力消耗延長電池壽命。並且微控制器在使用內部RC高速振盪時,低速振盪可以同時使用外部精準的晶振計時,可以維持高速處理同時又能精準計算真實時間。

在省電的模式下如待機模式(Standby mode)與睡眠模式(Halt mode)中,有多種事件可以觸發中斷喚醒AT8BM62D進入正常操作模式(Normal)或慢速模式(Slow mode)來處理突發事件。

8

AT8BM62D能使用內建除錯模擬電路來模擬實際IC動作。



1.1 功能

- 系統主頻提供 20M/16M/8M/4M/2M/1M(2T/4T)各種選擇。
- Timer 1/4/5 可選擇系統主頻直接輸入。
- 內建二線控制的除錯模擬電路(On Chip Debug)。
- 寬廣的工作電壓:
 - > 2.0V~5.5V@系統頻率 ≤8MHz。
 - > 2.2V ~ 5.5V @系統頻率 > 8MHz。
- 寬廣的工作溫度:-40°C~85°C。
- 2Kx14 bits MTP ∘
- 128 bytes SRAM »
- 14 根可分別單獨控制輸入輸出方向的I/O腳(GPIO)、PA[7:0]、PB[5:0]。
- PA[5:0]及PB[3:0]可選擇輸入時使用內建下拉電阻。
- PA[7:0]及PB[5:0]可選擇輸入時使用上拉電阻,上拉電阻為 100KΩ。
- PB[5:0]可選擇開漏極輸出(Open-Drain)。
- 除了PA5(VPP PIN)外,所有I/O腳輸出灌電流(Sink Current)有三檔可選: 小(Small)、一般(Normal)或大(Large)。
- 除了PA5(VPP PIN)外,所有I/O腳輸出推電流(Drive Current)可選擇小(Small)或一般(Normal)。
- 8 層程式堆棧(Stack)。
- 存取資料有直接或間接定址模式。
- 一組 8 位元上數計時器(Timer0)包含可程式化的頻率預除線路。
- 三組 10 位元下數計時器(Timer1, 4, 5)可選重複載入或連續下數計時。
- 五個 10 位元脈衝寬度調變(PWM1, 2, 3, 4, 5)。
- Timer4, 5 可組成 16 位元捕捉/比較功能, Timer5/PWM5 可轉變成具死區控制的PWM輸出。

9

- 一個蜂鳴器輸出(BZ1)。
- 38/57KHz紅外線載波頻率可供選擇,同時載波之極性也可以根據數據作選擇。
- ▶ 內建準確的低電壓偵測電路(LVD)。
- 內建 11+2 通道 12 位元類比數位轉換器(Analog to Digital Converter)。
- 內建準確的電壓比較器(Voltage Comparator)。
- ▶ 內建上電復位電路(POR)
- ▶ 內建低壓復位功能(LVR)。
- 內建看門狗計時(WDT),可由程式韌體控制開關。
- 內建電阻頻率轉換器(RFC)功能.



- 雙時鐘機制,系統可以隨時切換高速振盪或者低速振盪。
 - ▶ 高速振盪: E_HXT (超過 6MHz外部高速石英振盪)

E_XT (455K~6MHz外部石英振盪)

I_HRC (1~20MHz內部高速RC振盪)

▶ 低速振盪: E_LXT (32KHz外部低速石英振盪)

I_LRC (內部 32KHz低速RC振盪)

● 四種工作模式可隨系統需求調整電流消耗:正常模式(Normal)、慢速模式(Slow mode)、待機模式(Standby mode) 與 睡眠模式(Halt mode)。

10

- 十一種硬體中斷:
 - ➤ Timer0 溢位中斷。
 - ➤ Timer1 借位中斷。
 - ➤ Timer4 借位中斷。
 - > Timer5 借位中斷 or CCP中斷。
 - > WDT 中斷。
 - ▶ PA/PB 輸入狀態改變中斷。
 - > 三組外部中斷輸入。
 - ▶ 低電壓偵測/比較器輸出轉態中斷。
 - ▶ 類比數位轉換完成中斷°
- AT8BM62D在待機模式(Standby mode)下的十一種喚醒中斷:
 - ➤ Timer0 溢位中斷。
 - ➤ Timer1 借位中斷。
 - ➤ Timer4 借位中斷。
 - ➤ Timer5 借位中斷 or CCP中斷。
 - > WDT 中斷。
 - ▶ PA/PB 輸入狀態改變中斷。
 - > 三組外部中斷輸入。
 - ▶ 低電壓偵測/比較器輸出轉態中斷。
 - ▶ 類比數位轉換完成中斷。
- AT8BM62D在睡眠模式(Halt mode)下的五種喚醒中斷:
 - > WDT 中斷。
 - ▶ PA/PB 輸入狀態改變中斷。
 - > 三組外部中斷輸入。



1. General Description

AT8BM62D is a MTP based 8-bit MCU. The feature of re-programmable of MTP memory makes product development more flexible and efficient. AT8BM62D adopts advanced CMOS technology to provide customers remarkable solution with low cost, high performance. RISC architecture is applied to AT8BM62D and it provides 53 instructions. All instructions are executed in single instruction cycle except program branch and skip instructions which will take two instruction cycles. Therefore, AT8BM62D is very suitable for those applications that are sophisticated but compact program size is required.

AT8BM62D provide on-chip debug (OCD) facilities as a low cost alternative to ICE. With OCD and a minimum of extra hardware, AT8BM62D can do ICE tasks such as free running, single stepping, break point setting and internal ram/register accessing.

AT8BM62D provides 11+2 channel high-precision 12-bit analog-to-digital converter (ADC), and high-precision Low Dropout Regulator and analog voltage comparator. They are suitable for any analog interface detection and measurement applications.

As AT8BM62D address I/O type applications, it can provide 14 I/O pins for applications which require abundant input and output functionality. Moreover, each I/O pin may have additional features, like Pull-High/Pull-Low resistor and open-drain output type through programming. Moreover, AT8BM62D has built-in large infrared (IR) carrier generator with selectable IR carrier frequency and polarity for applications which demand remote control feature.

AT8BM62D also provides 4 sets of timers which can be used as regular timer based on system oscillation or event counter with external trigger clock. Moreover, AT8BM62D provides 5 sets of 10-bit resolution Pulse Width Modulation (PWM) output and 1 sets of buzzer output in order to drive motor/LED and buzzer. Moreover, AT8BM62D timers provide powerful enhance capture/compare/PWM (ECCP) functions.

AT8BM62D employs dual-clock oscillation mechanism, either high oscillation or low oscillation can be derived from internal resistor/capacitor oscillator or external crystal oscillator. Moreover, based on dual-clock mechanism, AT8BM62D provides kinds of operation mode like Normal mode, Slow mode, Standby mode and Halt mode in order to save power consumption and lengthen battery operation life. Moreover, it is possible to use internal high-frequency oscillator as CPU operating clock source and external 32KHz crystal oscillator as timer clock input, so as to accurate count real time and maintain CPU working power.

While AT8BM62D operates in Standby mode and Halt mode, kinds of event will issue interrupt requests and can wake-up AT8BM62D to enter Normal mode and Slow mode in order to process urgent events.

11

AT8BM62D can simulate the action of the IC through built-in debug circuit simulation.

1.1 Features

- I HRC can select 20M/16M/8M/4M/2M/1M(2T/4T)
- In a special mode, Timer input clock is provided by I HRC directly.
- On-chip debugging (OCD) via two pins.



- Wide operating voltage range:
 - > 2.0V ~ 5.5V @system clock ≤8MHz.
 - > 2.2V ~ 5.5V @system clock > 8MHz.
- Wide operating temperature: -40°C ~ 85°C.
- 2K x 14 bits MTP.
- 128 bytes SRAM.
- 14 general purpose I/O pins (GPIO), PA[7:0], PB[5:0] with independent direction control.
- PA[5:0], PB[3:0] have features of Pull-Low resistor for input pin.
- PA[7:0] and PB[5:0] have features of Pull-High resistor, the value of Pull-High resistor 100ΚΩ.
- PB[5:0] has features of Open-Drain output.
- Besides PA[5], I/O ports output current mode can be small sink, normal sink or large sink.
- Besides PA[5],I/O ports output current mode can be small drive or normal drive.
- 8-level hardware Stack.
- Direct and indirect addressing modes for data access.
- One 8-bit up-count timer (Timer0) with programmable prescaler.
- Three 10-bit reload or continuous down-count timers (Timer1, 4, 5).
- Five 10-bit resolution PWM (PWM1, 2, 3, 4, 5) output.
- One buzzer (BZ1) output.
- Selectable 38/57KHz IR carrier frequency and high/low polarity according to data value.
- Built-in high-precision Low-Voltage Detector (LVD).
- Built-in 11+2 channel high-precision 12-bit ADC.
- Built-in high-precision Voltage Comparator.
- Built-in Power-On Reset (POR).
- Built-in Low-Voltage Reset (LVR).
- Built-in Watch-Dog Timer (WDT) enabled/disabled by firmware control.
- Built-in Resistance to Frequency Converter (RFC) function.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
 - ➤ High oscillation: E_HXT (External High Crystal Oscillator, above 6MHz)
 - E_XT (External Crystal Oscillator, 455K~6MHz)

12

- I_HRC (Internal High Resistor/Capacitor Oscillator ranging from 1M~20MHz)
- Low oscillation: E LXT (External Low Crystal Oscillator, about 32KHz)
 - I LRC (Internal 32KHz oscillator)
- Four kinds of operation mode to reduce system power consumption:




- > Normal mode, Slow mode, Standby mode and Halt mode.
- Twelve hardware interrupt events:
 - > Timer0 overflow interrupt.
 - > Timer1 underflow interrupt.
 - > Timer4 underflow interrupt.
 - > Timer5 underflow interrupt or CCP interrupt.
 - > WDT timeout interrupt.
 - > PA/PB input change interrupt.
 - > 3 set External interrupt.
 - > LVD / Comparator ouput status change interrupt.
 - > ADC end-of-convert interrupt.
- Eleven interrupt events to wake-up AT8BM62D from Standby mode:
 - > Timer0 overflow interrupt.
 - > Timer1 underflow interrupt.
 - > Timer4 underflow interrupt.
 - > Timer5 underflow interrupt or CCP interrupt.
 - > WDT timeout interrupt.
 - > PA/PB input change interrupt.
 - > 3 set External interrupt.
 - > LVD/Comparator output status change interrupt.
 - > ADC end-of-convert interrupt.
- Five interrupt events to wake-up AT8BM62D from Halt mode:
 - > WDT timeout interrupt.
 - > PA/PB input change interrupt.
 - > 3 set External interrupt.

Ver. 1.3 2025/07/11

13




1.2 Block Diagram



1.3 Pin Assignment

AT8BM62D provides 4 kinds of package types which are SOP16, SOP14, SOP8 and QFN16.



14






Figure 1 Package pin assignment

15



1.4 Pin Description

Pin Name	I/O	Description
PA0 AIN0 VREFH	I/O	PA0 is bidirectional I/O pin, and can be comparator input pin. PA0 can be ADC analog input pin. PA0 can be ADC external high reference voltage source.
PA1 AIN1 EX_CKI1	I/O	PA1 is bidirectional I/O pin, and can be comparator input pin. PA1 can be ADC analog input pin. PA1 can be Timer4/5 clock source EX_CKI1.
PA2 AIN2 PWM3 EX_CKI1 P1C SDA1	I/O	PA2 is bidirectional I/O pin, and can be comparator input pin. PA2 can be ADC analog input pin. PA2 can be output of PWM3. PA2 can be Timer4/5 clock source EX_CKI1. PA2 can be P1C output in CCP mode PA2 can be programming pad SDI1.
PA3 AIN3 INT1 IR	I/O	PA3 is bidirectional I/O pin, and can be comparator input pin. PA3 can be ADC analog input pin. PA3 can be input pin of external interrupt INT1 PA3 can be IR carrier output pin.
PA4 AIN4 PWM2 EX_CKI0 P1D SCL1	I/O	PA4 is bidirectional I/O pin. PA4 can be ADC analog input pin. PA4 can be output of PWM2. PA4 can be Timer0/1 clock source EX_CKI0. PA4 can be P1D output in CCP mode PA4 can be programming pad SCL1.
PA5 RSTb INT2 P1B VPP	I/O	PA5 is bidirectional I/O pin. PA5 can be the reset pin RSTb. PA5 can be input pin of external interrupt INT2. PA5 can be P1B output in CCP mode If Vpp is more than 9.25V, it also makes IC enter EPROM programming mode.
PA6 Xin	I/O	PA6 is bidirectional I/O pin. PA6 can be the input pin of crystal oscillator Xin.
PA7 Xout PWM3	I/O	PA7 is bidirectional I/O pin. PA7 can be the output pin of crystal oscillator Xout. PA7 can be output of instruction clock.
PB0 AIN5 INT0	I/O	PB0 is bidirectional I/O pin. PB0 can be ADC analog input pin. PB0 can be input pin of external interrupt INT0.
PB1 AIN6 INT1 PWM1 VREFH IR	I/O	PB1 is bidirectional I/O pin. PB1 can be ADC analog input pin. PB1 can be input pin of external interrupt INT1. PB1 can be output of PWM1. PB1 can be ADC external high reference voltage source. PB1 can be IR carrier output pin.

16



Pin Name I/O		Description		
PB2 AIN7 PWM5 P1A	I/O	PB2 is bidirectional I/O pin. PB2 can be ADC analog input pin. PB2 can be output of PWM5. PB2 can be P1A output in CCP mode.		
PB3 AIN8 PWM4 BZ1 CMPO	I/O	PB3 is bidirectional I/O pin. PB3 can be ADC analog input pin. PB3 can be output of PWM4. PB3 can be output of Buzzer1. PB3 can be comparator output.		
PB4 AIN9 PWM1 SDA2		PB4 is bidirectional I/O pin. PB4 can be ADC analog input pin. PB4 can be output of PWM1. PB4 can be programming pad SDA2.		
PB5 AIN10 PWM2 INT0 SCL2		PB5 is bidirectional I/O pin. PB5 can be ADC analog input pin. PB5 can be output of PWM2. PB5 can be input pin of external interrupt INT0. PB5 can be programming pad SCL2.		
VDD	-	Positive power supply		
VSS	-	Ground		

AT8B62F vs AT8BM62D vs AT8BE62D comparison table

Note: There are some functions in the AT8BE62D that are not available in the AT8BM62D, such as the inverter function, PA5 used as VPP, and PA5 lacking small P/N-drive.

·	inverter function, FA3 used as VFF, and FA3 lacking small F/N-urive.						
Function comparison	AT8B62F	AT8BM62D	AT8BE62D				
ADC	12bit	12bit	12bit				
LDO	2V/3V/4V	1.2V/2V/3V	2V/3V/4V				
I_HRC	20M/16M	20M/16M	20.8M/19.2M/16M/14.4M/13.6M				
I_LRC	32KHz	32KHz	32KHz				
Ю	14	14	14				
PWM	4	5	5				
ССР	X	V	V				
Dead-zone control	Х	V	V				
ROM	OTP	MTP	MTP+EE				
IO option	62F	62F/E62D	E62D				
OCD	х	V	V				
High EFT	X	Option	V				
RAM	128	128	128				
EEPROM	X	X	V				
V-HRC	X	X	V				
VPP	PA5	PA5	X				



2. Memory Organization

AT8BM62D memory is divided into two categories: one is program memory and the other is data memory. Data memory is subdivided into Register Memory.

2.1 Program Memory

The program memory space of AT8BM62D is 2K words. Therefore, the Program Counter (PC) is 11-bit wide in order to address any location of program memory.

Some locations of program memory are reserved as interrupt entrance. Power-On Reset vector is located at 0x000. Software interrupt vector is located at 0x001. Internal and external hardware interrupt vector is located at 0x008.

AT8BM62D provides instruction GOTOA, CALLA to address 256 location of program space. AT8BM62D provides instructions LCALL and LGOTO to address any location of program space.

When a call or interrupt is happening, next ROM address is written to top of the stack, when RET, RETIA or RETIE instruction is executed, the top of stack data is read and loaded to PC.

AT8BM62D program ROM address 0x7FE~0x7FF are reserved space, if user tries to write code in these addresses will get unexpected false functions.

AT8BM62D program ROM address 0x00E~0x00F are preset rolling code and can be released and used as normal program space.

AT8BM62D share the ROM address 0x6C0~0x7FF as OCD space. If user use more than 0x6BF program space, OCD function would be disabled.




Figure 2 Program Memory Address Mapping

18



2.2 Register Memory

According to instructions used to access register, this memory can be divided into four kinds of categories: that is, R-page, F-page, S-page and T-page. R-page register consists of Special-function register (SFR) and General Purpose Register (GPR), GPR are made of SRAM and user can use them to store variables or intermediate results.

R-page data memory is divided into 4 banks and can be accessed directly or indirectly through a SFR register which is File Select Register (FSR). STATUS [7:6] are used as Bank register BK[1:0] to select one bank out of the 4 banks.

There are 2 addressing mode for R-page register accessing: direct addressing mode and indirect addressing mode.

The indirect addressing mode of data memory access is described in the following graph. This indirect addressing mode is implied by accessing register INDF. The bank selection is determined by STATUS[7:6] and the location selection is from FSR[6:0].




Figure 3 Indirect Addressing Mode of Data Memory Access

The direct addressing mode of data memory access is described below. The bank selection is determined by STATUS [7:6] and the location selection is from instruction op-code[6:0] immediately.




Figure 4 Direct Addressing Mode of Data Memory Access

19



R-page SFR can be accessed by general instructions like arithmetic instructions and data movement instructions. The R-page SFR occupies address from 0x0 to 0x1F of Bank 0. However, the same address range of Bank 1, Bank 2 and Bank 3 are mapped back to Bank 0. In other words, R-page SFR physically existed at Bank 0. The GPR physically occupy address from 0x20 to 0x7F of Bank 0 and 0x20 to 0x3F of Bank 1. Other bank in address from 0x20 to 0x7F are mapped back as the Table 1 shows.

The AT8BM62D register name and address mapping of R-page SFR are described in the following table.

Status [7:6]	00	01	10	11
Address	(Bank 0)	(Bank 1)	(Bank 2)	(Bank 3)
0x0	INDF			
0x1	TMR0			
0x2	PCL			
0x3	STATUS			
0x4	FSR			
0x5	PORTA			
0x6	PORTB			
0x7	-			
0x8	PCON			
0x9	BWUCON			
0xA	PCHBUF			
0xB	ABPLCON			
0xC	BPHCON			
0xD	-	The same mapping as Bank 0		
0xE	INTE			
0xF	INTF			
0x10	ADMD	1110	same mapping as b	ank o
0x11	ADR			
0x12	ADD			
0x13	ADVREFH			
0x14	ADCR			
0x15	AWUCON			
0x16	PACON	. 1		
0x17	ADJMD			
0x18	INTEDG			
0x19	TMRH			
0x1A	ANAEN			
0x1B	RFC			
0x1C	TM4RH			
0x1D				
0x1E	-			
0x1F	INTE2			



Status [7:6] Address	00 (Bank 0)	01 (Bank 1)	10 (Bank 2)	11 (Bank 3)
0x20 ~ 0x3F	General Purpose Register	General Purpose Register	Mapped to bank0	Mapped to Bank1
0x40 ~ 0x7F	General Purpose Register	Mapped to bank0	Mapped to bank0	Mapped to bank0

Table 1 R-page SFR Address Mapping

F-page SFR can be accessed only by instructions IOST and IOSTR. S-page SFR can be accessed only by instructions SFUN and SFUNR. T-page SFR can be accessed only by instructions TFUN and TFUNR. STATUS[7:6] bank select bits are ignored while F-page, S-page register and T-page register is accessed. The register name and address mapping of F-page, S-page and T-page are depicted in the following table.

SFR Category Address	F-page SFR	S-page SFR	T-page SFR
0x0	-	TMR1	
0x1	-	T1CR1	
0x2	-	T1CR2	
0x3	-	PWM1DUTY	
0x4	-	PS1CV	
0x5	IOSTA	BZ1CR	
0x6	IOSTB	IRCR	
0x7	-	TBHP	INTE3
0x8	-	TBHD	INTF3
0x9	APHCON	-	
0xA	PS0CV	P2CR1	
0xB	-	-	
0xC	BODCON	PWM2DUTY	
0xD	-	-	
0xE	CMPCR	-	
0xF	PCON1	OSCCR	,
0X10	-		
0X11	-	P3CR1	
0X12	-		
0X13	-	PWM3DUTY	
0X14	-		
0X15	-	TMR4	
0X16		T4CR1	
0X17		T4CR2	
0X18		PWM4DUTY	
0X19		PS4CV	
0X1A		TMR5	

21



SFR Category Address	F-page SFR	S-page SFR	T-page SFR
0X1B		T5CR1	
0X1C		T5CR2	
0X1D		PWM5DUTY	
0X1E		PS5CV	CCPCON
0X1F		TM5RH	PWMDB

Table 2 F-page ,S-page and T-page SFR Address Mapping





3. Function Description

This chapter will describe the detailed operations of AT8BM62D.

3.1 R-page Special Function Register

3.1.1 INDF (Indirect Addressing Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INDF	R	0x0	,			IND	=[7:0]			
	R/W Proper	ty	R/W							
	Initial Value	,		7		XXX	(XXXX			

The register INDF is not physically existed and it is used as indirect addressing mode. Any instruction accessing INDF actually accesses the register pointed by register FSR

3.1.2 TMR0 (Timer0 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
TMR0	R	0x1				TMR	0[7:0]					
	R/W Property											
	Initial Value		XXXXXXX									

When read the register TMR0, it actually read the current running value of Timer0.

Write the register TMR0 will change the current value of Timer0.

Timer0 clock source can be from instruction clock F_{INST}, or from external pin EX_CKI0, or from Low Oscillator Frequency according to T0MD and configuration word setting.

3.1.3 PCL (Low Byte of PC[10:0])

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCL	R	0x2				PCL	[7:0]			
	R/W Property					R	W			
	Initial Value					0×	:00			

The register PCL is the least significant byte (LSB) of 11-bit PC. PCL will be increased by one after one instruction is executed except some instructions which will change PC directly. The high byte of PC, i.e. PC[10:8], is not directly accessible. Update of PC[10:8] must be done through register PCHBUF.

For LGOTO instruction, PC[10:0] is from instruction word.

For LCALL instruction, PC[10:0] is from instruction word. Moreover the next PC address, i.e. PC+1, will push onto top of Stack.

23



3.1.4 STATUS (Status Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STATUS	R	0x3	BK[1]	BK[0]	GP5	/TO	/PD	Z	DC	С
R	W Property		R/W	R/W	R/W	R/W(*2)	R/W(*1)	R/W	R/W	R/W
lı	nitial Value		0	0	0	1	1	Х	Х	Х

The register STATUS contains result of arithmetic instructions and reasons to cause reset.

C: Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is not occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow is occurred for subtraction instruction.

DC: Half Carry/half Borrow bit

DC=1, carry from the 4th LSB is occurred for addition instruction or borrow from the 4th LSB is not occurred for subtraction instruction.

DC=0, carry from the 4th LSB is not occurred for addition instruction or borrow from the 4th LSB is occurred for subtraction instruction.

Z: Zero bit

Z=1, result of logical operation is zero.

Z=0, result of logical operation is not zero.

/PD: Power down flag bit

/PD=1, after power-up or after instruction CLRWDT is executed.

/PD=0, after instruction SLEEP is executed.

/TO: Time overflow flag bit

/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.

/TO=0, WDT timeout is occurred.

GP5: General purpose read/write register bit.

BK[1:0]: Bank register is used to select one specific bank of data memory. BK[1:0]=00b, Bank 0 is selected.

BK[1:0]=01b, Bank 1 is selected. BK[1:0]=10b, Bank 2 is selected. BK[1:0]=11b, Bank 3 is selected.

(*1) can be cleared by sleep instruction.

(*2) can be set by clrwdt instruction.

3.1.5 FSR (Register File Selection Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
FSR	R	0x4	GP7	FSR[6:0]						
	R/W Property					R	/W			
	Initial Value		0 X X X X X X X X						Х	

FSR[6:0]: Select one register out of 128 registers of specific Bank.

GP7: general register.



3.1.6 PortA (PortA Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PortA	R	0x5	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
	R/W Propert	у			A (R	/W			
	Initial Value		Data latch value is xxxxxxxx, read value is xxxxxxxx port value(PA7~F							7~PA0)

While reading PortA, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration option RD_OPT. While writing to PortA, data is written to PA's output data latch.

3.1.7 PortB (PortB Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PortB	R	0x6	GP7	GP6	PB5	PB4	PB3	PB2	PB1	PB0
F	R/W Property					R/	'W			
	Initial Value	_	0	0	Data lato	h value is		i, read valu 35~PB0)	ue is xxxx	xxxx port

While reading PortB, it will get the status of the specific pin if that pin is configured as input pin. However, if that pin is configured as output pin, whether it will get the status of the pin or the value of the corresponding output data latch is depend on the configuration option RD_OPT. While writing to PortB, data is written to PB's output data latch.

GP[6:7]: General purpose read/write register bit.

3.1.8 PCON (Power Control Register)

Name	SFR Type	Addr	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON	R	0x8	WDTEN	/PLPA4	LVDEN	/PHPA5	LVREN	GP2	GP1	GP0
R/V	V Propei	rty			,	R/	W			
Ini	tial Valu	е	1	1	0	1	1	0	0	0

25

GP2~: General read/write register bits.

LVREN: Enable/disable LVR.

LVREN=1, enable LVR. LVREN=0, disable LVR.

/PHPA5: Disable/enable PA5 Pull-High resistor.

/PHPA5=1, disable PA5 Pull-High resistor. /PHPA5=0, enable PA5 Pull-High resistor.

LVDEN: Enable/disable LVD.

LVDEN=1, enable LVD. LVDEN=0, disable LVD.



/PLPA4: Disable/enable PA4 Pull-Low resistor.

/PLPA4=1, disable PA4 Pull-Low resistor.

/PLPA4=0, enable PA4 Pull-Low resistor.

WDTEN: Enable/disable WDT.

WDTEN=1, enable WDT. WDTEN=0, disable WDT.

3.1.9 BWUCON (PortB Wake-up Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BWUCON	R	0x9	-	-	WUPB5	WUPB4	WUPB3	WUPB2	WUPB1	WUPB0
R/W	Property		1	-	R/W	R/W	R/W	R/W	R/W	R/W
Initia	al Value		X	Х	0	0	0	0	0	0

WUPBx: Enable/disable PBx wake-up function, $0 \le x \le 5$.

WUPBx=1, enable PBx wake-up function.

WUPBx=0, disable PBx wake-up function.

3.1.10 PCHBUF (High Byte of PC)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCHBUF	R	0xA	GP7	XSPD_STP	-	GP4	GP3	PC	HBUF[2	2:0]
R/	W Property		R/W	W	-	R/W	R/W		W	
Ir	nitial Value		0	0	Χ	0	0		0	

PCHBUF[2:0]: Buffer of the 10th ~ 8th bit of PC.

XSPD_STP: Write 1 to stop crystal 32.768K speed-up function, write-only.

GP[7, 4:3]: General purpose read/write register bit.

3.1.11 ABPLCON (PortA/PortB Pull-Low Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ABPLCON	R	0xB	/PLPB3	/PLPB2	/PLPB1	/PLPB0	/PLPA3	/PLPA2	/PLPA1	/PLPA0
R/W F	roperty	/				R/	W			
Initia	l Value		1	1	1	1	1	1	1	1

/PLPAx: Disable/enable PAx Pull-Low resistor, $0 \le x \le 3$.

/PLPAx=1, disable PAx Pull-Low resistor.

/PLPAx=0, enable PAx Pull-Low resistor.

/PLPBx: Disable/enable PBx Pull-Low resistor, $0 \le x \le 3$.



/PLPBx=1, disable PBx Pull-Low resistor.

/PLPBx=0, enable PBx Pull-Low resistor.

3.1.12 BPHCON (PortB Pull-High Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BPHCON	R	0xC	GP7	GP6	/PHPB5	/PHPB4	/PHPB3	/PHPB2	/PHPB1	/PHPB0
R/W	Property	/	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initi	ial Value		1	1	1	1	1	1	1	1

/PHPBx: Disable/enable PBx Pull-High resistor, $0 \le x \le 5$.

/PHPBx=1, disable PBx Pull-High resistor.

/PHPBx=0, enable PBx Pull-High resistor.

3.1.13 INTE (Interrupt Enable Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTE	R	0xE	INT1IE	WDTIE	ı	LVDCMPIE	T1IE	INT0IE	PABIE	T0IE
R/	W Prope	rty	R/W	R/W	-	R/W	R/W	R/W	R/W	R/W
In	itial Valu	е	0	0	Х	0	0	0	0	0

T0IE: Timer0 overflow interrupt enable bit.

T0IE=1, enable Timer0 overflow interrupt.

T0IE=0, disable Timer0 overflow interrupt.

PABIE: PortA/PortB input change interrupt enable bit.

PABIE=1, enable PortA/PortB input change interrupt.

PABIE=0, disable PortA/PortB input change interrupt.

INTOIE: External interrupt 0 enable bit.

INT0IE=1, enable external interrupt 0.

INT0IE=0, disable external interrupt 0.

T1IE: Timer1 underflow interrupt enable bit.

T1IE=1, enable Timer1 underflow interrupt.

T1IE=0, disable Timer1 underflow interrupt.

LVDCMPIE: Low-voltage detector interrupt enable bit.

LVDCMPIE=1, enable low-voltage detector interrupt.

LVDCMPIE=0, disable low-voltage detector interrupt.

27

WDTIE: WDT timeout interrupt enable bit.

WDTIE=1, enable WDT timeout interrupt.

WDTIE=0, disable WDT timeout interrupt.



INT1IE: External interrupt 1 enable bit.

INT1IE=1, enable external interrupt 1.

INT1IE=0, disable external interrupt 1.

3.1.14 INTF (Interrupt Flag Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTF	R	0xF	INT1IF	WDTIF	-	LVDIF	T1IF	INT0IF	PABIF	TOIF
R	/W Proper	ty	R/W	R/W	-	R/W	R/W	R/W	R/W	R/W
Initia	al Value(no	ote*)	0	Ō	Х	0	0	0	0	0

T0IF: Timer0 overflow interrupt flag bit.

T0IF=1, Timer0 overflow interrupt is occurred.

T0IF must be clear by firmware.

PABIF: PortA/PortB input change interrupt flag bit.

PABIF=1, PortA/PortB input change interrupt is occurred.

PABIF must be clear by firmware.

INTOIF: External interrupt 0 flag bit.

INT0IF=1, external interrupt 0 is occurred.

INT0IF must be clear by firmware.

T1IF: Timer1 underflow interrupt flag bit.

T1IF=1, Timer1 underflow interrupt is occurred.

T1IF must be clear by firmware.

LVDIF: Low-voltage detector interrupt flag bit.

LVDIF=1, Low-voltage detector interrupt is occurred.

LVDIF must be clear by firmware.

WDTIF: WDT timeout interrupt flag bit.

WDTIF=1, WDT timeout interrupt is occurred.

WDTIF must be clear by firmware.

INT1IF: External interrupt 1 flag bit.

INT1IF=1, external interrupt 1 is occurred.

INT1IF must be clear by firmware.

Note: When corresponding INTE bit is not enabled, the read interrupt flag is 0.

28



3.1.15 ADMD (ADC mode Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADMD	R	0x10	ADEN	START	EOC	GCHS	CHS3	CHS2	CHS1	CHS0
R/	W Proper	ty	R/W	W	R	R/W	R/W	R/W	R/W	R/W
Ir	nitial Value	e	0	0	1	0	0	0	0	0

ADEN: ADC enable bit.

ADEN=1, ADC is enabled.

START: Start an ADC conversion session.

When write 1 to this bit, start to execute ADC converting. This bit is write-only. Read this bit will get 0.

EOC: ADC status bit, read-only.

EOC=1: ADC is end-of-convert, the ADC data present in ADR and ADD is available.

29

EOC=0 : ADC is in procession.

GCHS: ADC global channel select bit.

GCHS=0 : disable all ADC input channel.

GCHS=1 : enable ADC input channel.

CHS3~0: ADC input channel select bits.

0000=select PA0 pad as ADC input,

0001=select PA1 pad as ADC input,

0010=select PA2 pad as ADC input,

0011=select PA3 pad as ADC input,

0100=select PA4 pad as ADC input,

0101=select PB0 pad as ADC input,

0110=select PB1 pad as ADC input,

0111=select PB2 pad as ADC input,

1000=select PB3 pad as ADC input,

1001=select PB4 pad as ADC input,

1010=select PB5 pad as ADC input.

1011=select 1/4 VDD as ADC input.

1100=select VSS as ADC input.



3.1.16 ADR (ADC clock, ADC interrupt flag and ADC LSB output Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADR	R	0x11	ADIF	ADIE	ADCK1	ADCK0	AD3	AD2	AD1	AD0
R	/W Property	/	R/W	R/W	R/W	R/W	R	R	R	R
ı	nitial Value		0	0	0	0	Х	Х	Х	Х

ADIF: ADC interrupt flag bit.

ADIF=1, ADC end-of-convert interrupt is occurred.

ADIF must be clear by firmware.

ADIE: ADC end-of-convert interrupt enable bit.

ADIE=1 : enable ADC interrupt.
ADIE=0 : disable ADC interrupt.

ADCK1~0: ADC clock select.

00: ADC clock= F_{INST}/16, 01: ADC clock= F_{INST}/8, 10: ADC clock= F_{INST}/1, 11: ADC clock= F_{INST}/2.

AD3~0: 12-bit low-nibble ADC data buffer.

3.1.17 ADD (ADC output data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADD	R	0x12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4
	R/W Property	/	R	R	R	R	R	R	R	R
	Initial Value		1	0	0	0	0	0	0	0

AD11~4: High-byte ADC data buffer.

3.1.18 ADVREFH (ADC high reference voltage Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADVREFH	R	0x13	EVHENB		OCD_ RDY	OCD_B ANK1	ı	-	VHS1	VHS0
R/W	Property	1	R/W	1	-	1	1	-	R/W	R/W
Initia	al Value		0	X	X	X	Х	Х	1	1

EVHENB: ADC reference high voltage (VREFH) select control bit.

EVHENB=0: ADC reference high voltage is internal generated, the voltage selected depends on VHS1~0.

EVHENB=1: ADC reference high voltage is supplied by external pin PA0.

OCD_RDY: user don't use.
OCD_BANK1: user don't use.



VHS1~0: ADC internal reference high voltage select bits.

11: VREFH=VDD, 10: VREFH=1.2V, 01: VREFH=3V, 00: VREFH=2V.

3.1.19 ADCR (Sampling pulse and ADC bit Register)

Name	SFR Type	Addr	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADCR	R	0x14	GP7	PBCON5	PBCON4	PBCON3	SHCK1	SHCK0	ADCR1	ADCR0
R/\	V Prope	rty	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
In	itial Valu	ie	0	0	0	0	1	0	1	0

SHCK1~0: Sampling pulse width select.

00: 1 ADC clock, 01: 2 ADC clock, 10: 4 ADC clock, 11: 8 ADC clock.

ADCR1~0: ADC conversion bit no. select.

00: 8-bit ADC, 01: 10-bit ADC, 1x: 12-bit ADC.

PBCONx: PB analog pin select, $3 \le x \le 5$.

0=PBx can be analog ADC input or digital I/O pin.

1=PBx is pure analog ADC input pin for power-saving.

GP7: General purpose read/write register bit.

3.1.20 AWUCON (PortA Wake-up Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
AWUCON	R	0x15	WUPA7	WUPA6	WUPA5	WUPA4	WUPA3	WUPA2	WUPA1	WUPA0
R/W I	Property	У	R/W							
Initia	al Value		0	0	0	0	0	0	0	0

WUPAx: Enable/disable PAx wake-up function, $0 \le x \le 7$.

WUPAx=1, enable PAx wake-up function.

WUPAx=0, disable PAx wake-up function.

3.1.21 PACON (ADC analog pin Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PACON	R	0x16	PBCON2	PBCON1	PBCON0	PACON4	PACON3	PACON2	PACON1	PACON0
R/V	V Proper	ty	R/W							
Ini	tial Value	9	0	0	0	0	0	0	0	0

31

PACONx: PA analog pin select, $0 \le x \le 4$.

0=PAx can be analog ADC input or digital I/O pin.

1=PAx is pure analog ADC input pin for power-saving.



PBCONx: PB analog pin select, $0 \le x \le 2$.

0=PBx can be analog ADC input or digital I/O pin.

1=PBx is pure analog ADC input pin for power-saving.

3.1.22 ADJMD (ADC offset Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADJMD	R	0x17	-	1	ADJ_SIGN	ADJ[4]	ADJ[3]	ADJ[2]	ADJ[1]	ADJ[0]
R/	W Prope	rty	- 1	-	R/W	R/W	R/W	R/W	R/W	R/W
In	itial Valu	е	X	Х	0	0	0	0	0	0

ADJ[x]: adjustment bit select, $0 \le x \le 4$.

00000 = offset 0mV

11111 = offset 11mV.

ADJ_SIGN: adjustment sign bit

0 = adc data decrease

1 = adc data increase

Note: For application, please refer to NYIDE example code "ADC_Interrupt _AutoK".

3.1.23 INTEDG (Interrupt Edge Register)

Name	SFR Type	Addr	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTEDG	R	0x18	INT2DEG	EIS2	EIS1	EIS0	INT1G1	INT1G0	INT0G1	INT0G0
R/W	Property	y	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initi	al Value		0	0	0	0	0	1	0	1

EIS2: External interrupt 2 select bit

EIS2=1, PA5 is external interrupt 2.

EIS2=0, PA5 is GPIO.

EIS1: External interrupt 1 select bit

EIS1=1, PB1/PA3 is external interrupt 1.

EIS1=0, PB1/PA3 is GPIO.

EIS0: External interrupt 0 select bit

EIS0=1, PB0/PB5 is external interrupt 0.

EIS0=0, PB0/PB5 is GPIO.

INT1G1~0: INT1 edge trigger select bit.

00: reserved, 01: rising edge, 10: falling edge, 11: rising/falling edge.

INT0G1~0: INT0 edge trigger select bit.

00: reserved, 01: rising edge, 10: falling edge, 11: rising/falling edge.



INT2DEG: INT2 edge trigger select bit.

0: falling edge, 1: rising edge.

3.1.24 TMRH (Timer High Byte Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMRH	R	0x19	ı	-	TMR19	TMR18	PWM2 DUTY9	PWM2 DUTY8	PWM1 DUTY9	PWM1 DUTY8
R/W	/ Proper	ty	-	-	R/W	R/W	R/W	R/W	R/W	R/W
Init	ial Valu	е	X	X	Х	Х	Х	Х	Х	Х

TMR19~8: Timer1 MSB 2 bits. Write these 2 bits will overwrite the 10-bit Timer1 load value of bit 9 and 8. Read these 2 bits will get the Timer1 bit9-8 current value.

PWM2DUTY9~8: PWM2 duty data MSB 2 bits.

PWM1DUTY9~8: PWM1 duty data MSB 2 bits.

3.1.25 ANAEN (Analog Circuit Enable Register)

Name SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ANAEN R	0x1A	CMPEN	ı	ı	ı		-	ı	ı
R/W Property	R/W	ı	ı	ı		-	ı	ı	
Initial Value	0	X	Х	Х	Х	Х	X	Х	

CMPEN: Enable/disable voltage comparator.

CMPEN=1, enable voltage comparator.

CMPEN=0, disable voltage comparator.

3.1.26 RFC (RFC Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RFC	R	0x1B	RFCEN	-	-	-	PSEL[3:0]			
F	R/W Property		R/W	-	-	-	R/W			
	Initial Value		0	X	Х	Х	0			

33

RFCEN: Enable/disable RFC function.

RFCEN=1, enable RFC function.

RFCEN=0, disable RFC function.

PSEL[3:0]: Select RFC pad.

PSEL[3:0]		RFC PAD
0000	7	PA0
0001		PA1



PSEL[3:0]	RFC PAD
0010	PA2
0011	PA3
0100	PA4
0101	PA5
0110	PA6
0111	PA7
1000	PB0
1001	PB1
1010	PB2
1011	PB3
1100	PB4
1101	PB5
1110	-
1111	-

Table 3 RFC pad select

3.1.27 TM4RH (Timer4 High Byte Register)

Name	SFR Type	Addr	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM4RH	R	0x1C	TMR49	TMR48	ı	ı	PWM4 Duty 9	PWM4 Duty 8	PWM3 Duty 9	PWM3 Duty8
R/V	R/W Property		R/W	R/W	ı	Ī	R/W	R/W	R/W	R/W
Initial Value		е	X	Х	Х	Х	Х	X	X	Х

TMR49, **TMR48**: Timer4 MSB 2 bits. Write these 2 bits will overwrite the 10-bit Timer4 load value of bit 9 and 8. Read these 2 bits will get the Timer4 bit9-8 current value.

PWM4DUTY9~8: PWM4 duty data MSB 2 bits.

PWM3DUTY9~8: PWM3 duty data MSB 2 bits.

3.1.28 INTE2 (Interrupt Enable and Flag 2nd. Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTE2	R	0x1F	INT2IF	T4IF	-	-	INT2IE	T4IE	-	-
R/W Property			R/W	R/W	-	-	R/W	R/W	-	-
Initial Value		0	0	Х	Х	0	0	Х	Χ	

INT2IF: External interrupt 2 flag bit.

INT2IF=1, external interrupt 2 is occurred.

INT2IF must be clear by firmware.

T4IF: Timer4 underflow interrupt flag bit.



T4IF=1, Timer4 underflow interrupt is occurred.

T4IF must be clear by firmware.

INT2IE: External interrupt 2 enable bit.

INT2IE=1, enable external interrupt 2.

INT2IE=0, disable external interrupt 2.

T4IE: Timer4 underflow interrupt enable bit.

T4IE=1, enable Timer4 underflow interrupt.

T4IE=0, disable Timer4 underflow interrupt.

3.2 T0MD Register

T0MD is a readable/writeable register which is only accessed by instruction T0MD / T0MDR.

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T0MD		-	LCKTM0	GP6	T0CS	T0CE	PS0WDT	PS0SEL[2:0]		:0]
1	R/W Property	/				R/W				
Init	Initial Value(note*)		0	0	1	1	1		111	

PS0SEL[2:0]: Prescaler0 dividing rate selection. The rate depends on Prescaler0 is assigned to Timer0 or WDT. When Prescaler0 is assigned to WDT, the dividing rate is dependent on which timeout mechanism is selected.

	Dividing Rate								
PS0SEL[2:0]	PS0WDT=0 (Timer0)	PS0WDT=1 (WDT Reset)	PS0WDT=1 (WDT Interrupt)						
000	1:2	1:1	1:2						
001	1:4	1:2	1:4						
010	1:8	1:4	1:8						
011	1:16	1:8	1:16						
100	1:32	1:16	1:32						
101	1:64	1:32	1:64						
110	1:128	1:64	1:128						
111	1:256	1:128	1:256						

Table 4 Prescaler0 Dividing Rate

PS0WDT: Prescaler0 assignment.

PS0WDT=1, Prescaler0 is assigned to WDT.

PS0WDT=0, Prescaler0 is assigned to Timer0.

Note: Always set PS0WDT and PS0SEL[2:0] before enabling watchdog or timer interrupt, or reset or interrupt may be falsely triggered.

T0CE: Timer0 external clock edge selection.



T0CE=1, Timer0 will increase one while high-to-low transition occurs on pin EX CKI0.

T0CE=0, Timer0 will increase one while low-to-high transition occurs on pin EX_CKI0.

Note: T0CE is also applied to Low Oscillator Frequency as Timer0 clock source condition.

T0CS: Timer0 clock source selection.

T0CS=1, External clock on pin EX CKI0 or Low Oscillator Frequency (I LRC or E LXT) is selected.

T0CS=0, Instruction clock FINST is selected.

GP6: General register.

LCKTM0: When T0CS=1, timer 0 clock source can be optionally selected to be low-frequency oscillator.

T0CS=0, Instruction clock FINST is selected as Timer0 clock source.

T0CS=1, LCKTM0=0, external clock on pin EX CKI0 is selected as Timer0 clock source.

T0CS=1, LCKTM0=1, Low Oscillator Frequency (I_LRC or E_LXT, depends on configuration word Low Oscillator Frequency) output replaces pin EX_CKI0 as Timer0 clock source.

Note: For more detail descriptions of Timer0 clock source select, please see Timer0 section.

3.3 F-page Special Function Register

3.3.1 IOSTA (PortA I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTA	F	0x5	IOPA7	IOPA6	IOPA5	IOPA4	IOPA3	IOPA2	IOPA1	IOPA0
F	R/W Property		R/W							
Initial Value			1	1	1	1	1	1	1	1

IOPAx: PAx I/O mode selection, $0 \le x \le 7$.

IOPAx=1, PAx is input mode.

IOPAx=0, PAx is output mode.

3.3.2 IOSTB (PortB I/O Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IOSTB	F	0x6	-	-	IOPB5	IOPB4	IOPB3	IOPB2	IOPB1	IOPB0
	R/W Property	/	-		R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value		X	Х	1	1	1	1	1	1

36

IOPBx: PBx I/O mode selection, $0 \le x \le 5$.

IOPBx=1, PBx is input mode.

IOPBx=0, PBx is output mode.



3.3.3 APHCON (PortA Pull-High Resistor Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
APHCON	F	0x9	/PHPA7	/PHPA6	/PLPA5	/PHPA4	/PHPA3	/PHPA2	/PHPA1	/PHPA0
R/V	V Property					R/	W			
Initial Value			1	1	1	1	1	1	1	1

/PHPAx: Enable/disable Pull-High resistor of PAx, x=0~4, 6~7.

/PHPAx=1, disable Pull-High resistor of PAx.

/PHPAx=0, enable Pull-High resistor of PAx.

/PLPA5: Enable/disable Pull-Low resistor of PA5.

/PLPA5=1, disable Pull-Low resistor of PA5.

/PLPA5=0, enable Pull-Low resistor of PA5.

Note: When PA6 and PA7 are used as crystal oscillator pads, the Pull-High resistor should not enable. Or the oscillation may fail.

3.3.4 PS0CV (Prescaler0 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
PS0CV	F	0xA		PS0CV[7:0]								
R/W Property R												
	Initial Value	1	1	1	1	1 .	1	1	1			

While reading PS0CV, it will get current value of Prescaler0 counter.

3.3.5 BODCON (PortB Open-Drain Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BODCON	F	0xC	GP7	GP6	ODPB5	ODPB4	ODPB3	ODPB2	ODPB1	ODPB0
R/W Property		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value		0	0	0	0	0	0	0	0	

37

ODPBx: Enable/disable open-drain of PBx, $0 \le x \le 5$.

ODPBx=1, enable open-drain of PBx.

ODPBx=0, disable open-drain of PBx.

GP[7:6]: General purpose read/write register bit.



3.3.6 CMPCR (Comparator voltage select Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CMPCR	F	0xE	GP7	RBIAS_H	RBIAS_L	CMPF_INV	PS1	PS0	NS1	NS0
R	/W Property	/			, K	R/W				
Initial Value			0	0	0	0	1	1	0	0

NS[1:0]: Comparator inverting input select.

NS[1:0]	Inverting input
00	PA1
01	PA3
10	Bandgap (0.6V)
11	Vref

PS[1:0]: Comparator non-inverting input select

PS[1:0]	Non-inverting input
00	PA0
01	PA2
10	Vref
11	

CMPF_INV: Comparator output inverse control bit.

CMPF_INV = 1, Inverse comparator output.

CMPF_INV = 0, Non-inverse comparator output.

RBIAS_L, RBIAS_H: Set corresponding voltage reference levels

(please refer to chapter 3.16.1)

Note: RBIAS_H and RBIAS_L must be set as "0" to avoid power consumption in Halt mode or Standby mode.

GP7: General purpose read/write register bit.

3.3.7 PCON1 (Power Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PCON1 F		0xF	GIE	LVDOUT	LVDS3	LVDS2	LVDS1	LVDS0	GP1	T0EN
F	R/W Property			R	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value			0	Х	1	1	1	1	0	1

T0EN: Enable/disable Timer0.

T0EN=1, enable Timer0.



T0EN=0, disable Timer0.

LVDS3~0: Select one of the 14 LVD voltage.

LVDS[3:0]	Voltage
0000	1.9V
0001	2.0V
0010	2.2V
0011	2.4V
0100	2.6V
0101	2.8V
0110	2.9V
0111	3.0V
1000	3.15V
1001	3.30V
1010	3.45V
1011	3.60V
1100	3.75V
1101	3.90V
1110	4.05V
1111	4.15V

Table 7 LVD voltage select

LVDOUT: Low voltage detector output, read-only.

GIE: Global interrupt enable bit.

GIE=1, enable all unmasked interrupts.

GIE=0, disable all interrupts.

GP5, GP1: General purpose read/write register.

(1*): set by instruction ENI, clear by instruction DISI, read by instruction IOSTR.

3.4 S-page Special Function Register

3.4.1 TMR1 (Timer1 Register)

Name	SFR Type	Addr.	Bit7	Bit6 Bit5		Bit4	Bit3	Bit2	Bit1	Bit0
TMR1	S	0x0				1[7:0]				
	R/W Property					R/	W			
	Initial Value					XXXX	XXXX			

When reading register TMR1, it will obtain current value of 10-bit down-count Timer1 at TMR1[9:0]. When writing register TMR1, it will write data from TMRH[5:4] and Timer1 reload register to TMR1[9:0] current content.



3.4.2 T1CR1 (Timer1 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CR1	S	0x1	PWM10EN	PWM1OAL	TM10E		TM1_HRC	T10S	T1RL	T1EN
R/W Property		ty	R/W	R/W	R/W	+	R/W	R/W	R/W	R/W
Initial Value		0	0	0	Х	0	0	0	0	

This register is used to configure Timer1 functionality.

T1EN: Enable/disable Timer1.

T1EN=1, enable Timer1.

T1EN=0, disable Timer1.

T1RL: Configure Timer1 down-count mechanism while Non-Stop mode is selected (T1OS=0).

T1RL=1, initial value is reloaded from reload register TMR1[9:0].

T1RL=0, continuous down-count from 0x3FF when underflow is occurred.

T10S: Configure Timer1 operating mode while underflow is reached.

T1OS=1, One-Shot mode. Timer1 will count once from the initial value to 0x00.

T1OS=0, Non-Stop mode. Timer1 will keep down-count after underflow.

T10S	T1RL	Timer1 Down-Count Functionality
0	0	Timer1 will count from reload value down to 0x00.
U	U	When underflow is reached, 0x3FF is reloaded and continues down-count.
0	1	Timer1 will count from reload value down to 0x00.
U	ļ	When underflow is reached, reload value is reloaded and continues to down-count.
1	V	Timer1 will count from initial value down to 0x00.
l	Х	When underflow is reached, Timer1 will stop down-count.

Table 8 Timer1 Functionality

TM1_HRC: Timer1 clock source selection.

TM1 HRC =1, PWM1,2,3 & Timer 1 clock source is High Oscillator Clock.

TM1_HRC =0, PWM1,2,3 & Timer 1 clock source selection depends on T1CS register bit.

PWM1OAL: Define PWM1 output active state.

PWM1OAL=1, PWM1 output is active low.

PWM1OAL=0, PWM1 output is active high.

PWM10EN: Enable/disable PWM1 output.

PWM10EN=1, PWM1 output will be present on PB1/PB4.

PWM10EN=0, PB1/PB4 is GPIO.

TM10E: Enable/disable Timer1 match output, T10UT toggle output when Timer1 underflow occurs.

40

TM10E=1, enable T10UT output to pad PB4.

TM10E=0, PB4 is GPIO.



3.4.3 T1CR2 (Timer1 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T1CR2	S	0x2	-	-	T1CS	T1CE	/PS1EN	PS	[0:	
	R/W Property			-	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value	Х	X	1	_1	1	1	1	1	

This register is used to configure Timer1 functionality.

PS1SEL[2:0]: Prescaler1 dividing rate selection.

PS1SEL[2:0]	Dividing Rate
000	1:2
001	1:4
010	1:8
011	1:16
100	1:32
101	1:64
110	1:128
111	1:256

Table 9 Prescaler1 Dividing Rate

Note: Always set PS1SEL[2:0] at /PS1EN=1, or interrupt may be falsely triggered.

/PS1EN: Disable/enable Prescaler1.

/PS1EN=1, disable Prescaler1.

/PS1EN=0, enable Prescaler1.

Note: When High Oscillator are selected as clock source must set /PS1EN=1(disable Prescaler1)

T1CE: Timer1 external clock edge selection.

T1CE=1, Timer1 will decrease one while high-to-low transition occurs on pin EX_CKI0.

T1CE=0, Timer1 will decrease one while low-to-high transition occurs on pin EX_CKI0.

T1CS: Timer1 clock source selection.

T1CS=1, External clock on pin EX_CKI0 is selected.

T1CS=0, Instruction clock or High Oscillator are selected.

3.4.4 PWM1DUTY (PWM1 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM1DUTY	S	0x3			F	PWM1D	UTY[7:0]		
R	W									
I	XXXXXXXX									

The reload value of 10-bit Timer1 stored on registers TMRH[5:4] and TMR1[7:0] is used to define the PWM1 frame rate, and registers TMRH[1:0] and PWM1DUTY[7:0] is used to define the duty cycle of PWM1.

41



3.4.5 PS1CV (Prescaler1 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PS1CV	S	0x4	PS1CV[7:0]								
	R/W Property			R							
	Initial Value		1	1	1	1	1	1	1	1	

While reading PS1CV, it will get current value of Prescaler1 counter.

3.4.6 BZ1CR (Buzzer1 Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
BZ1CR	S	0x5	BZ1EN	-	-	-		BZ1FSEL[3:0]		
	R/W Property		W	-	-	-		٧	٧	
	Initial Value		0	Х	Х	Х	1	1	1	1

BZ1FSEL[3:0]: Frequency selection of BZ1 output.

D74E6EL (2.01	BZ1 Frequen	cy Selection
BZ1FSEL[3:0]	Clock Source	Dividing Rate
0000		1:2
0001		1:4
0010		1:8
0011	Droppelor1 output	1:16
0100	Prescaler1 output	1:32
0101		1:64
0110		1:128
0111		1:256
1000		Timer1 bit 0
1001		Timer1 bit 1
1010		Timer1 bit 2
1011	Timer1 euteut	Timer1 bit 3
1100	Timer1 output	Timer1 bit 4
1101		Timer1 bit 5
1110		Timer1 bit 6
1111		Timer1 bit 7

Table 10 Buzzer1 Output Frequency Selection

BZ1EN: Enable/Disable BZ1 output.

BZ1EN=1, enable Buzzer1. BZ1EN=0, disable Buzzer1.



3.4.7 IRCR (IR Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
IRCR	S	0x6	IROSC358M	-	-	1	-	IRCSEL	IRF57K	IREN
	R/W Property		W	-	-	-	-	W	W	W
	Initial Value		0	X	Х	Х	Х	0	0	0

IREN: Enable/Disable IR carrier output.

IREN=1, enable IR carrier output.

IREN=0, disable IR carrier output.

IRF57K: Selection of IR carrier frequency.

IRF57K=1, IR carrier frequency is 57KHz.

IRF57K=0, IR carrier frequency is 38KHz.

IRCSEL: Polarity selection of IR carrier.

IRCSEL=0, IR carrier will be generated when I/O pin data is 1.

IRCSEL=1, IR carrier will be generated when I/O pin data is 0.

IROSC358M: When external crystal is used, this bit is determined according to what kind of crystal is used.

This bit is ignored if internal high frequency oscillation is used.

IROSC358M=1, crystal frequency is 3.58MHz.

IROSC358M=0, crystal frequency is 455KHz.

Note:

- 1. Only high oscillation (F_{HOSC}) (See section 3.17) can be used as IR clock source.
- 2. Division ratio for different oscillation type.

OSC. Type	57KHz	38KHz	Conditions
I_HRC(4MHz)	64	96	The input clock to IR module is 4MHz 4M/64 =62.5KHz , 4M/96 =41.67KHz
Xtal 3.58MHz	64	96	Xtal mode & IROSC358M=1
Xtal 455KHz	8	12	Xtal mode & IROSC358M=0

Table 11 Division ratio for different oscillation type

3.4.8 TBHP (Table Access High Byte Address Pointer Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHP	S	0x7	-	-		GP4	GP3	TBHP2	TBHP1	TBHP0
F	R/W Property		-	-		R/W	R/W	R/W	R/W	R/W
Initial Value		X	Х	Χ	0	0	Х	Х	Х	

When instruction CALLA, GOTOA or TABLEA is executed, the target address is constituted by TBHP[2:0] and ACC. ACC is the Low Byte of PC[10:0] and TBHP[2:0] is the high byte of PC[10:0].

43



GP[4:3]: General purpose read/write register bit.

3.4.9 TBHD (Table Access High Byte Data Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBHD	S	0x8	-	-	TBHD5	TBHD4	TBHD3	TBHD2	TBHD1	TBHD0
ı	R/W Property	,	-	- (R	R	R	R	R	R
	Initial Value		Х	Х	X	X	Х	Х	Х	Х

When instruction TABLEA is executed, high byte of content of addressed ROM is loaded into TBHD[5:0] register. The Low Byte of content of addressed ROM is loaded to ACC.

3.4.10 P2CR1 (PWM2 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P2CR1	S	0xA	PWM2OEN	PWM2OAL	-	-	-	-	-	•
R/W Property			R/W	R/W	-	-	-	-	-	-
	Initial Value		0	0	Х	Х	Х	Х	Х	Х

PWM2OAL: Define PWM2 output active state.

PWM2OAL=1, PWM2 output is active low.

PWM2OAL=0, PWM2 output is active high.

PWM2OEN: Enable/disable PWM2 output.

PWM2OEN=1, PWM2 output will be present on PA4/PB5.

PWM2OEN=0, PA4/PB5 is GPIO.

3.4.11 PWM2DUTY (PWM2 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM2DUTY	S	0xC				PWM2D	UTY[7:0]			
R/\	N Property		W							
In	itial Value			4		XXXX	XXXX			

The reload value of 10-bit Timer1 stored on registers TMRH[5:4] and TMR1[7:0] is used to define the PWM2 frame rate, and registers TMRH[3:2] and PWM2DUTY[7:0] is used to define the duty cycle of PWM2.

3.4.12 OSCCR (Oscillation Control Register)

Name	SFR Type	Addr.	Bit7	,	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
OSCCR	S	0xF	7		CMPOE	-	-	OPMI	D[1:0]	STPHOSC	SELHOSC
R/W	Proper	ty	-		R/W	-	-	R/	W	R/W	R/W
Initi	ial Value		X		0	Х	Х	0	0	0	1

44

SELHOSC: Selection of system oscillation (F_{OSC}).



SELHOSC=1, Fosc is high-frequency oscillation (FHOSC).

SELHOSC=0, Fosc is low-frequency oscillation (FLOSC).

STPHOSC: Disable/enable high-frequency oscillation (FHOSC).

STPHOSC=1, FHOSC will stop oscillation and be disabled.

STPHOSC=0, FHOSC keep oscillation.

OPMD[1:0]: Selection of operating mode.

OPMD[1:0]	Operating Mode
00	Normal mode
01	Halt mode
10	Standby mode
11	reserved

Table 15 Selection of Operating Mode by OPMD[1:0]

CMPOE: Disable/enable comparator output to pad PB3.

CMPOE=1, enable comparator output to pad PB3.

CMPOE=0, disable comparator output to pad PB3.

Note: Comparator output to pad PB3 has higher priority than pwm1/buzzer1 output to pad PB3.

Note: STPHOSC cannot be changed with SELHOSC or OPMD at the same time. STPHOSC cannot be changed with OPMD at the same time during SELHOSC1.

3.4.13 P3CR1 (PWM3 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
P3CR 1	S	0x11	PWM30EN	PWM3OAL	-	,	7	-	-	1
R/W Property		R/W	R/W	<u> </u>	-).	-	•		
	Initial Value		0	0	Х	X	X	X	Х	Х

PWM3OAL: Define PWM3 output active state.

PWM3OAL=1, PWM3 output is active low.

PWM3OAL=0, PWM3 output is active high.

PWM30EN: Enable/disable PWM3 output.

PWM3OEN=1, PWM3 output will be present on PA2/PA7.

PWM30EN=0, PA2/PA7 is GPIO.

3.4.14 PWM3DUTY (PWM3 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
PWM3DUTY	S	0x13	PWM3DUTY[7:0]								
R/V	N Property	—		W							
In	itial Value					XXXX	XXXX				

45



The reload value of 10-bit Timer1 stored on registers TMRH[5:4] and TMR1[7:0] is used to define the PWM3 frame rate, and registers TM4RH[1:0] and PWM3DUTY[7:0] is used to define the duty cycle of PWM3.

3.4.15 TMR4 (Timer4 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMR4	S	0x15				TMR	4[7:0]			
	R/W Property					R	W			
	Initial Value					XXXX	XXXX			

When reading register TMR4, it will obtain current value of 10-bit down-count Timer4 at TMR4[7:0]. When writing register TMR4, it will write data from TM4RH[7:6] and Timer4 reload register to Timer4[9:0] current content.

3.4.18 T4CR1 (Timer4 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T4CR1	S	0x16	PWM40EN	PWM4OAL	ı	ı	TM4_HRC	T4OS	T4RL	T4EN
R/W	R/W Property		R/W	R/W	-	-	R/W	R/W	R/W	R/W
Initial Value		0	0	Χ	Х	0	0	0	0	

This register is used to configure Timer3 functionality.

T4EN: Enable/disable Timer4.

T4EN=1, enable Timer4.

T4EN=0, disable Timer4.

T4RL: Configure Timer4 down-count mechanism while Non-Stop mode is selected (T4OS=0).

T4RL=1, initial value is reloaded from reload register TMR4[9:0].

T4RL=0, continuous down-count from 0x3FF when underflow is occurred.

T4OS: Configure Timer4 operating mode while underflow is reached.

T4OS=1, One-Shot mode. Timer4 will count once from the initial value to 0x00.

T4OS=0, Non-Stop mode. Timer4 will keep down-count after underflow.

T4OS	T4RL	Timer4 Down-Count Functionality
0	0	Timer4 will count from reload value down to 0x00. When underflow is reached, 0x3FF is reloaded and continues down-count.
0	1	Timer4 will count from reload value down to 0x00. When underflow is reached, reload value is reloaded and continues to down-count.
1	х	Timer4 will count from initial value down to 0x00. When underflow is reached, Timer4 will stop down-count.

46

Table 16 Timer4 Functionality



TM4 HRC: Timer4 clock source selection.

TM4_HRC =1, PWM4 & Timer 4 clock source is High Oscillator Clock.

TM4 HRC =0, PWM4 & Timer 4 clock source selection depends on T4CS register bit.

PWM4OAL: Define PWM4 output active state.

PWM3OAL=1, PWM4 output is active low.

PWM3OAL=0, PWM4 output is active high.

PWM40EN: Enable/disable PWM4 output.

PWM4OEN=1, PWM4 output will be present on PB3.

PWM40EN=0, PB3 is GPIO.

3.4.19 T4CR2 (Timer4 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T4CR2	S	0x17	-	-	T4CS	T4CE	/PS4EN	PS	S4SEL[2	:0]
	R/W Property		-	-	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value		Х	Х	1	1	1	1	1	1

This register is used to configure Timer4 functionality.

PS4SEL[2:0]: Prescaler4 dividing rate selection.

PS4SEL[2:0]	Dividing Rate
000	1:2
001	1:4
010	1:8
011	1:16
100	1:32
101	1:64
110	1:128
111	1:256

Table 17 Prescaler4 Dividing Rate

Note: Always set PS4SEL[2:0] at /PS4EN=1, or interrupt may be falsely triggered.

/PS4EN: Disable/enable Prescaler4.

/PS4EN=1, disable Prescaler4.

/PS4EN=0, enable Prescaler4.

Note: When High Oscillator are selected as clock source must set /PS4EN=1(disable Prescaler4)

T4CE: Timer4 external clock edge selection.

T4CE=1, Timer4 will decrease one while high-to-low transition occurs on pin EX CKI1.

T4CE=0, Timer4 will decrease one while low-to-high transition occurs on pin EX CKI1.

T4CS: Timer4 clock source selection.



T4CS=1, External clock on pin EX_CKI1 is selected.

T4CS=0, Instruction clock or High Oscillator are selected.

3.4.20 PWM4DUTY (PWM4 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM4DUTY	S	0x18	PWM4DUTY[7:0]							
R	/W Property				١	V				
I				XXXX	XXXX					

The reload value of 10-bit Timer4 stored on registers TM4RH[7:6] and TMR4[7:0] is used to define the PWM4 frame rate, and registers TM4RH[3:2] and PWM4DUTY[7:0] is used to define the duty cycle of PWM4.

3.4.21 PS4CV (Prescaler4 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS4CV	S	0x19	PS4CV[7:0]							
R/W Property R										
	Initial Value		1	1	1	1	1	1	1	1

While reading PS4CV, it will get current value of Prescaler4 counter.

3.4.22 TMR5 (Timer5 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
TMR5	S	0x1A				TMR	5[7:0]				
	R/W Property					W		*			
	Initial Value			XXXXXXXX							

When reading register TMR5, it will obtain current value of 10-bit down-count Timer5 at TMR5[7:0]. When writing register TMR5, it will write data from TM5RH[5:4] and Timer5 reload register to Timer5[9:0] current content.

3.4.23 T5CR1 (Timer5 Control Register1)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T5CR1	S	0x1B	PWM50EN	PWM5OAL	-	-	TM5_HRC	T5OS	T5RL	T5EN
R/W Property		rty	R/W	R/W	-	-	R/W	R/W	R/W	R/W
Init	tial Valu	е	0	0	Х	Х	0	0	0	0

48

This register is used to configure Timer3 functionality.

T5EN: Enable/disable Timer5.

T5EN=1, enable Timer5.



T5EN=0, disable Timer5.

T5RL: Configure Timer5 down-count mechanism while Non-Stop mode is selected (T5OS=0).

T5RL=1, initial value is reloaded from reload register TMR5[9:0].

T5RL=0, continuous down-count from 0x3FF when underflow is occurred.

T5OS: Configure Timer5 operating mode while underflow is reached.

T5OS=1, One-Shot mode. Timer5 will count once from the initial value to 0x00.

T5OS=0, Non-Stop mode. Timer5 will keep down-count after underflow.

T5OS	T5RL	Timer5 Down-Count Functionality
0	0	Timer5 will count from reload value down to 0x00. When underflow is reached, 0x3FF is reloaded and continues down-count.
0	1	Timer5 will count from reload value down to 0x00. When underflow is reached, reload value is reloaded and continues to down-count.
1	х	Timer5 will count from initial value down to 0x00. When underflow is reached, Timer5 will stop down-count.

Table 16 Timer4 Functionality

TM5 HRC: Timer5 clock source selection.

TM5 HRC =1, PWM5 & Timer 5 clock source is High Oscillator Clock.

TM5_HRC =0, PWM5 & Timer 5 clock source selection depends on T5CS register bit.

PWM5OAL: Define PWM5 output active state.

PWM5OAL=1, PWM5 output is active low.

PWM5OAL=0, PWM5 output is active high.

PWM50EN: Enable/disable PWM5 output.

PWM50EN=1, PWM5 output will be present on PB2.

PWM50EN=0, PB2 is GPIO.

3.4.24 T5CR2 (Timer5 Control Register2)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T5CR2	S	0x1C	-	-	T5CS	T5CE	/PS5EN	PS	5SEL[2	2:0]
	R/W Property		-	-	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value		X	X	1	1	1	1	1	1

49

This register is used to configure Timer5 functionality.

PS5SEL[2:0]: Prescaler5 dividing rate selection.

PS5SEL[2:0]	Dividing Rate
000	1:2
001	1:4
010	1:8
011	1:16



PS5SEL[2:0]	Dividing Rate
100	1:32
101	1:64
110	1:128
111	1:256

Table 17 Prescaler5 Dividing Rate

Note: Always set PS5SEL[2:0] at /PS5EN=1, or interrupt may be falsely triggered.

/PS5EN: Disable/enable Prescaler5.

/PS5EN=1, disable Prescaler5. /PS5EN=0, enable Prescaler5.

Note: When High Oscillator are selected as clock source must set /PS5EN=1(disable Prescaler5)

T5CE: Timer5 external clock edge selection.

T5CE=1, Timer5 will decrease one while high-to-low transition occurs on pin EX_CKI1.

T5CE=0, Timer5 will decrease one while low-to-high transition occurs on pin EX CKI1.

T5CS: Timer5 clock source selection.

T5CS=1, External clock on pin EX CKI1 is selected.

T5CS=0, Instruction clock or High Oscillator are selected.

3.4.25 PWM5DUTY (PWM5 Duty Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWM5DUTY	S	0x1D	PWM5DUTY[7:0]							
R	/W Property		W							
I	nitial Value		XXXXXXXX							

The reload value of 10-bit Timer5 stored on registers TM5RH[5:4] and TMR5[7:0] is used to define the PWM5 frame rate, and registers TM5RH[1:0] and PWM5DUTY[7:0] is used to define the duty cycle of PWM5.

3.4.26 PS5CV (Prescaler5 Counter Value Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PS5CV	S	0x1E				PS5C	V[7:0]			
	R/W Property			7		F	₹			
	Initial Value		1	1	1	1	1	1	1	1

50

While reading PS5CV, it will get current value of Prescaler5 counter.



3.4.27 TM5RH (Timer High Byte Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM5RH	S	0x1F			TMR59	TMR58			PWM5DUTY9	PWM5DUTY8
R/W	/ Proper	ty	-	-	R/W	R/W		-	R/W	R/W
Init	ial Value	Э	Х	Х	X	Х	Х	Х	Х	Х

TMR59~8: Timer5 MSB 2 bits. Write these 2 bits will overwrite the 10-bit Timer5 load value of bit 9

and 8. Read these 2 bits will get the Timer5 bit9-8 current value.

PWM5DUTY9~8: PWM5 duty data MSB 2 bits.

3.5 T-page Special Function Register

3.5.1 INTE3 (Interrupt Enable 3 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTE3	Т	0x7	-		T5IE/CCPIE	-	ı	ı	ı	-
	R/W Property	/	-		R/W	-	-	-	•	-
	Initial Value		Х	Х	0	Х	X	X	Х	Χ

T5IE/CCPIE: When CCP capture or compare mode is enabled, this interrupt is used as CCP interrupt enable bits, otherwise it is T5 underflow interrupt enable bit.

T5IE/CCPIE=1, enable interrupt.

T5IE/CCPIE=0, disable interrupt.

3.5.2 INTF3 (Interrupt Flag 3 Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
INTF3	Т	8x0	-		T5IF/CCPIF	-	-	-	ı	1
	R/W Property		-		R/W	-	-	-	-	-
lni	tial Value(note	*)	X	X	0	Х	Х	Х	Х	Х

T5IF/CCPIF: When CCP capture or compare mode is enabled, this interrupt is used as CCP interrupt flag bits, otherwise it is T5 underflow interrupt flag bit.

51

T5IF/CCPIF=1, interrupt is occurred.

T5IF/CCPIF must be clear by firmware.



3.5.3 CCPCON (CCP Control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
CCPCON	Т	0x1E	PWM5 M1	PWM5 M0	FBCH1	FBCH0	ССРМ3	CCPM2	CCPM1	ССРМ0
R/W	Propert	.y	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial \	/alue(no	te*)	0	0	0	0	0	0	0	0

CCPM[3:2]=00/01/10: Capture or compare mode. PB2 is capture input or compare output.

CCPM[3:2]=11:

PWM5M1~0 = 00 \rightarrow PWM single output.

PWM5M1 \sim 0 = 01 \rightarrow PWM Full-Bridge output forward.

PWM5M1 \sim 0 = 10 \rightarrow PWM Half-bridge output.

PWM5M1~0 = 11 \rightarrow PWM Full-Bridge output reverse.

T5IF/CCPIF=1, interrupt is occurred.

Note: T5IF/CCPIF must be clear by firmware.

CCPM[3:0]:

0000 = CCP off.

0010 = Compare mode, toggle output on match.

0100 = Capture mode, capture at every falling edge.

0101 = Capture mode, capture at every rising edge.

0110 = Capture mode, capture at every 4th rising edge.

0111 = Capture mode, capture at every 16th rising edge.

1000 = Compare mode, set output and interrupt on match.

1001 = Compare mode, clear output and interrupt on match.

1010 = Compare mode, only interrupt on match.

1011 = Compare mode, trigger ADC and interrupt on match.

1100 = PWM mode, P1A/P1C active high, P1D/P1B active high.

1101 = PWM mode, P1A/P1C active high, P1D/P1B active low.

1110 = PWM mode, P1A/P1C active low, P1D/P1B active high.

1111 = PWM mode, P1A/P1C active low, P1D/P1B active low.

Note: P1A is PB2, P1B is PA5, P1C is PA2, P1D is PA4.

FBCH1~0: Full band change direction gap

00 = 1 CPU cycle.

01 = 4 CPU cycle.

1x = 16 CPU cycle.

Note: Compare/Capture mode step:



- a. Set timer5 operating mode: set T1OS/T1RL, set T5EN = PWM5OEN = 0.
- b. Set timer4 clock source, timer4 prescaler.
- c. Set timer4 / timer5 reload/initial value.
- d. Set pwm4duty / pwm5duty.
- e. Enable compare / capture mode.
- f. Disable compare / capture mode before update pwm / timer data.

3.5.4 PWMDB (Dead band control Register)

Name	SFR Type	Addr.	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
PWMDB	Т	0x1F	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
ı	R/W Property		R/W							
Initial Value(note*)			0	0	0	0	0	0	0	0

DB[7:0]: Define the dead band width of the CCP PWM mode. The dead band unit is in CPU cycle.

td= FINST *(DB[7:0])

3.6 I/O Port

AT8BM62D provides 14 I/O pins which are PA[7:0] and PB[5:0]. User can read/write these I/O pins through registers PORTA and PORTB respectively. Each I/O pin has a corresponding register bit to define it is input pin or output pin. Register IOSTA[7:0] define the input/output direction of PA[7:0]. Register IOSTB[5:0] define the input/output direction of PB[5:0].

When an I/O pin is configured as input pin, it may have Pull-High resistor or Pull-Low resistor which is enabled or disabled through registers. Register APHCON[7:6], PCON[4] and APHCON[4:0] are used to enable or disable Pull-High resistor of PA[7:0]. Register APHCON[5], PCON[6] and ABPLCON[3:0] are used to enable or disable Pull-Low resistor of PA[5:0]. Register BPHCON[5:0] are used to enable or disable Pull-High resistor of PB[5:0]. Register ABPLCON[7:4] are used to enable or disable Pull-Low resistor of PB[3:0].

When an PortB I/O pin is configured as output pin, there is a corresponding and individual register to be selected as Open-Drain output pin. Register BODCON[5:0] determine PB[5:0] is Open-Drain or not. When an

The summary of Pad I/O feature is listed in the table below.

	Feature	PA[5:0]	PA[7:6]	PB[3:0]	PB[5:4]
Input	Pull-High Resistor	V	V	V	V
Input	Pull-Low Resistor	V	Х	V	Х
Output	Open-Drain	X	Х	V	V

Table 19 Summary of Pad I/O Feature



The level change on each I/O pin of PA and PB may generate interrupt request. Register AWUCON[7:0] and BWUCON[5:0] will select which I/O pin of PA and PB may generate this interrupt. As long as any pin of PA and PB is selected by corresponding bit of AWUCON and BWUCON, the register bit PABIF (INTF[1]) will set to 1 if there is a level change occurred on any selected pin. An interrupt request will occur and interrupt service routine will be executed if register bit PABIE (INTE[1]) and GIE (PCON1[7]) are both set to 1.

There are three external interrupts provided by AT8BM62D. When register bit EIS0 (INTEDG[4]) is set to 1, PB0 or PB5 (according to INT0 input configuration word) is used as input pin for external interrupt 0. When register bit EIS1 (INTEDG[5]) is set to 1, PB1 or PA3 (according to INT1 input configuration word) is used as input pin for external interrupt 1. When register bit EIS2 (INTEDG[6]) is set to 1, PA5 is used as input pin for external interrupt 2 when INT2 input configuration word is properly selected.

Note: When PB0 / PB1 / PA3 / PB5 / PA5 are both set as level change operation and external interrupt, the external interrupt will have higher priority, and the PB0 / PB1/ PA3 / PB5 / PA5 level change operation will be disabled.

AT8BM62D provides IR carrier generation output. As the table 20 shows, the IR operation is depended both on register IREN(IRCR[0]) and configuration word IR_PAD: when IREN=1 and IR_PAD=1, IR carrier output will be presented on PB1 pad. When IREN=1 and IR_PAD=0, IR carrier output will be presented on PA3.

PA5 can be used as external reset input which is enabled or disabled by configuration word PA.5. When an active-low signal is applied to PA5, it will cause AT8BM62D to enter reset process.

When external crystal (E_HXT, E_XT or E_LXT) is adopted for high oscillation or low oscillation according to setting of configuration words, PA6 will be used as crystal input pin (Xin) and PA7 will be used as crystal output pin (Xout).

When I_HRC or I_LRC mode is selected as system oscillation and E_HXT, E_XT or E_LXT is not adopted, instruction clock is observable on PA7 if configuration word Instruction Clock is enabled.

Moreover, PA4 can be timer 0 external clock source EX_CKI0 if T0MD T0CS=1 and LCK_TM0=0. PA4 can be timer 1 external clock source EX_CKI0 if T1CS=1. PA1 or PA2 (according to External Clock 1 configuration word) can be Timer4/Timer5 external clock source EX_CKI1 if T4CS/T5CS=1.

PB1 or PB4 (according to PWM1 output configuration word) can be PWM1 output If P1CR1[7] PWM10EN=1. PB4 can be T10UT output if T1CR1[5] TM10E=1. The output priority of PB4 is T10UT > PWM1.

PA4, PB5 (according to PWM2 output configuration word) can be PWM2 output If P2CR1[7] PWM2OEN=1. PB2 can be Buzzer2 output if BZ2CR[7] BZ2EN=1.

PA2 or PA7 (according to PWM3 output configuration word) can be PWM3 output If T3CR1[7] PWM3OEN=1. PA2 can be Buzzer3 output if BZ3CR[7] BZ3EN=1.

PB3 can be PWM4 output If T4CR1[7] PWM4OEN=1. PB3 can be Buzzer1 output if BZ1CR[7] BZ1EN=1.

PB2 can be PWM5 output If T5CR1[7] PWM5OEN=1.

When configured as output, the sink current of each pin can be small(4mA for VDD =3V), normal (16mA for VDD =3V) or large (23mA for VDD =3V) according to configuration words. When configured as output, the drive



current of each pin can be small(1.0mA for VDD =3V) or large (10mA for VDD =3V) according to configuration words. Check the following table for drive/sink current mode setting:

Configuration Word	Small Sink	Normal Sink	Large Sink
PXcurrent	X	0	1
PXcsc	Х	0	0
Small Sink	0	1	1

Configuration Word	Small drive	Large Drive
Small Drive & Sink	0	1

Table 21 Drive / Sink current mode setting (X=A, B)

Ver. 1.3 2025/07/11

55



3.6.1 Block Diagram of IO Pins

IO_SEL: set pad attribute as input or output

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP_ENB: enable Pull-High.

PULLDOWN_EN: enable Pull-Low.


VPEN: enable pad to comparator input.

CMPVP: to comparator input.

RD_TYPE: select read pin or read latch.

WUA: port A wake-up enable.

SET_PABIF: port A wake-up flag.



.Figure 5 Block Diagram of PA0, PA1, PA2

56



WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP_ENB: enable $100K\Omega$ Pull-High.

PULLDOWN_EN: enable Pull-Low.

VPEN: enable pad to comparator input.

CMPVP: to comparator input.

EIS: external interrupt function enable.

EX_INT: external interrupt signal.

RD_TYPE: select read pin or read latch.

WUA: port A wake-up enable.

SET_PABIF: port A wake-up flag.




Figure 8 Block Diagram of PA3

57



WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP_ENB: enable Pull-High.

RD_TYPE: select read pin or read latch.

WUA: port A wake-up enable.

SET_PABIF: port A wake-up flag.




Figure 9 Block Diagram of PA4

58



RSTPAD_EN: enable PA5 as reset pin.

RSTB_IN: reset signal input.

IO_SEL: set pad attribute as input or output.

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP_ENB: enable Pull-High.

PULLDOWN_EN: enable Pull-Low.

EIS: external interrupt function enable.

INTEDG[7]: external interrupt edge select.

EX_INT: external interrupt signal.

RD_TYPE: select read pin or read latch.

WUA: port A wake-up enable.

SET_PABIF: port A wake-up flag.




Figure 10 Block Diagram of PA5

59



XTL_EN: enable crystal oscillation mode.

IO_SEL: set pad attribute as input or output.

WRITE_EN: write data to pad.

READ_EN: read pad.

PULLUP_ENB: enable Pull-High.

RD_TYPE: select read pin or read latch.

WUA: port A wake-up enable.

SET_PABIF: port A wake-up flag.




Figure 11 Block Diagram of PA6, PA7



WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP_ENB: enable Pull-High.

PULLDOWN_EN: enable Pull-Low.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.

SET_PABIF: port B wake-up flag.

EIS: external interrupt function enable.

EX_INT: external interrupt signal.




Figure 12 Block Diagram of PB0, PB1

61



WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP_ENB: enable Pull-High.

PULLDOWN_EN: enable Pull-Low.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.

SET_PABIF: port B wake-up flag.




Figure 14 Block Diagram of PB2 & PB3

62



WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP100K_ENB: enable Pull-High.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.

SET_PABIF: port B wake-up flag.




Figure 15 Block Diagram of PB4



WRITE_EN: write data to pad.

READ_EN: read pad.

OD_EN: enable open-Drain.

PULLUP_ENB: enable Pull-High.

RD_TYPE: select read pin or read latch.

WUB: port B wake-up enable.

SET_PABIF: port B wake-up flag.

EIS: external interrupt function enable.

EX_INT: external interrupt signal.




Figure 16 Block Diagram of PB5

64



3.7 Timer0

Timer0 is an 8-bit up-count timer and its operation is enabled by register bit T0EN (PCON1[0]). Writing to Timer0 will set its initial value. Reading from Timer0 will show its current count value.

The clock source to Timer0 can be from instruction clock, external pin EX_CKI0 or low speed clock Low Oscillator Frequency according to register bit T0CS and LCK_TM0 (T0MD[5] and T0MD[7]). When T0CS is 0, instruction clock is selected as Timer0 clock source. When T0CS is 1 and LCK_TM0 is 0, EX_CKI0 is selected as Timer0 clock source. When T0CS is 1 and LCK_TM0 is 1 (and Timer0 source must set to 1), Low Oscillator Frequency (I_LRC or E_LXT, depends on configuration word) output is selected. Summarized table is shown below. (Also check Figure 18)

Timer0 clock source	T0CS	LCKTM0	Timer0 source	Low Oscillator Frequency
Instruction clock	0	X	X	X
EX_CKI0	1	0	X	X
		Х	0	
E_LXT	1	1	1	1
LLRC	1	1	1	0

Table 22 Summary of Timer0 clock source control

Moreover the active edge of EX_CKI0 or Low Oscillator Frequency to increase Timer0 can be selected by register bit T0CE (T0MD[4]). When T0CE is 1, high-to-low transition on EX_CKI0 or Low Oscillator Frequency will increase Timer0. When T0CE is 0, low-to-high transition on EX_CKI0 or Low Oscillator Frequency will increase Timer0. When using Low Oscillator Frequency as Timer0 clock source, it is suggested to use prescaler0 (see below descriptions) and the ratio set to more than 4, or missing count may happen.

Before Timer0 clock source is supplied to Timer0, it can be divided by Prescaler0 if register bit PS0WDT (T0MD[3]) is clear to 0. When writing 0 to PS0WDT by instruction, Prescaler0 is assigned to Timer0 and Prescaler0 will be clear after this instruction is executed. The dividing rate of Prescaler0 is determined by register bits PS0SEL[2:0] which is from 1:2 to 1:256.

When Timer0 is overflow, the register bit T0IF (INTF[0]) will be set to 1 to indicate Timer0 overflow event is occurred. If register bit T0IE (INTE[0]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T0IF will not be clear until firmware writes 0 to T0IF.

65

The block diagram of Timer0 and WDT is shown in the figure below.







Figure 18 Block Diagram of Timer0 and WDT

3.8 Timer1 / PWM1 / Buzzer1

Timer1 is an 10-bit down-count timer with Prescaler1 whose dividing rate is programmable. The output of Timer1 can be used to generate PWM1 output and Buzzer1 output. Timer1 builds in auto-reload function and Timer1 reload register stores reload data with double buffers. When user write Timer1 reload register, write Timer1 MSB 2 bits(TMRH[5:4]) first and write TMR1 second, Timer1 reload register will be updated to Timer1 counter after Timer1 overflow occurs when T1EN=1. If T1EN=0, Timer1 reload register will be updated to Timer1 counter after write TMR1 immediately. A read to the Timer1 will show the content of the Timer1 current



count value. The block diagram of Timer1 is shown in the figure below.

Figure 19 Block Diagram of Timer1

The operation of Timer1 can be enabled or disabled by register bit T1EN (T1CR1[0]). After Timer1 is enabled, its clock source can be instruction clock, pin EX_CKI0 or I_HRC output, which is determined by register bit T1CS

66



(T1CR2[5]) and TM1_HRC(T1CR1[3]). When T1CS is 1 and TM1_HRC is 0, EX_CKI0 is selected as clock source. When T1CS is 0 and TM1_HRC is 0, instruction clock is selected as clock source. When TM1_HRC is 1, I_HRC output is selected as clock source. When EX_CKI0 is selected, the active edge to decrease Timer1 is determined by register bit T1CE (T1CR2[4]). When T1CE is 1, high-to-low transition on EX_CKI0 will decrease Timer1. When T1CE is 0, low-to-high transition on EX_CKI0 will decrease Timer1. The selected clock source can be divided further by Prescaler1 before it is applied to Timer1. Prescaler1 is enabled by writing 0 to register bit /PS1EN (T1CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS1SEL[2:0] (T1CR2[2:0]). Current value of Prescaler1 can be obtained by reading register PS1CV.

Timer1 provides two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T1OS (T1CR1[2]) is 1, One-Shot mode is selected. Timer1 will count down once from initial value stored on register TMR1[9:0] to 0x00, i.e. underflow is occurred. When register bit T1OS (T1CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T1RL (T1CR1[1]). When T1RL is 1, the initial value stored on register TMR1[9:0] will be restored and start next down-count from this initial value. When T1RL is 0, Timer1 will start next down-count from 0x3FF.

When Timer1 is underflow, the register bit T1IF (INTF[3]) will be set to 1 to indicate Timer1 underflow event is occurred. If register bit T1IE (INTE[3]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T1IF will not be clear until firmware writes 0 to T1IF.

The timing chart of Timer1 is shown in the following figure.




Figure 20 Timer1 Timing Chart

The PWM1 output can be available on I/O pin PB1 or PB4 according to PWM1 output configuration word. When register bit PWM10EN (T1CR1[7]) is set to 1, the corresponded PWM1 pin will became output pin automatically. The active state of PWM1 output is determined by register bit PWM10AL (T1CR1[6]). When PWM10AL is 1, PWM1 output is active low. When PWM10AL is 0, PWM1 output is active high. Moreover, the duty cycle and frame rate of PWM1 are both programmable. The duty cycle is determined by registers TMRH[1:0] and



PWM1DUTY[7:0]. When PWM1DUTY is 0, PWM1 output will be never active. When PWM1DUTY is 0x3FF, PWM1 output will be active for 1023 Timer1 input clocks. The frame rate is determined by TMRH[5:4] + TMR1[7:0] initial value. Therefore, PWM1DUTY value must be less than or equal to TMRH[5:4] + TMR1[7:0]. When user write PWM1DUTY, write PWM1DUTY[9:8] MSB 2 bits(TMRH[1:0]) first and write PWM1DUTY[7:0] second, PWM1 duty register will be updated after Timer1 overflow occurs. The block diagram of PWM1 is illustrated in the following figure.




Figure 21 PWM1 Block Diagram

The Buzzer1 output (BZ1) can be available on I/O pin PB3 when register bit BZ1EN (BZ1CR1[7]) is set to 1. Moreover, PB3 will become output pin automatically. The frequency of BZ1 can be derived from Timer1 output or Prescaler1 output and dividing rate is determined by register bits BZ1FSEL[3:0] (BZ1CR[3:0]). When BZ1FSEL[3] is 0, Prescaler1 output is selected to generate BZ1 output. When BZ1FSEL[3] is 1, Timer1 output is selected to generate BZ1 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer1 is illustrated in the following figure.




Figure 22 Buzzer1 Block Diagram

Note: When PWM1 and Buzzer1 are both enabled, PWM1 will have the higher priority for PB3 output.



3.9 PWM2

The PWM2 output can be available on I/O pin PA4 or PB5 according to PWM2 output configuration word. When register bit PWM2OEN (P2CR1[7]) is set to 1, the corresponded PWM2 pin will became output pin automatically. The active state of PWM2 output is determined by register bit PWM2OAL (P2CR1[6]). When PWM2OAL is 1, PWM2 output is active low. When PWM2OAL is 0, PWM2 output is active high. Moreover, the duty cycle and frame rate of PWM2 are both programmable. The duty cycle is determined by register TMRH[3:2],PWM2DUTY[7:0]. When PWM2DUTY is 0, PWM2 output will be never active. When PWM2DUTY is 0x3FF, PWM2 output will be active for 1023 Timer2 input clocks. The frame rate is determined by TMRH[5:4],TMR1[7:0] initial value. Therefore, PWM2DUTY value must be less than or equal to TMR1[9:0]. When user write PWM2DUTY, write PWM2DUTY[9:8] MSB 2 bits(TMRH[3:2]) first and write PWM2DUTY[7:0] second, PWM2 duty register will be updated after Timer1 overflow occurs. The block diagram of PWM2 is illustrated in the following figure.




Figure 25 PWM2 Block Diagram

3.10 PWM3

The PWM3 output can be available on I/O pin PA2 or PA7 according to PWM3 output configuration word. When register bit PWM3OEN (P3CR1[7]) is set to 1, the corresponded PWM3 pin will became output pin automatically. The active state of PWM3 output is determined by register bit PWM3OAL (P3CR1[6]). When PWM3OAL is 1, PWM3 output is active low. When PWM3OAL is 0, PWM3 output is active high. Moreover, the duty cycle and frame rate of PWM3 are both programmable. The duty cycle is determined by register TM4RH[1:0], PWM3DUTY[7:0]. When PWM3DUTY is 0, PWM3 output will be never active. When PWM3DUTY is 0x3FF, PWM3 output will be active for 1023 Timer3 input clocks. The frame rate is determined by TMRH[5:4],TMR1[7:0] initial value. Therefore, PWM3DUTY value must be less than or equal to TMR1[9:0]. When user write PWM3DUTY, write PWM3DUTY[9:8] MSB 2 bits(TM4RH[1:0]) first and write PWM3DUTY[7:0] second, PWM3 duty register will be updated after Timer1 overflow occurs. The block diagram of PWM3 is illustrated in the following figure.

69







Figure 29 PWM3 Block Diagram

3.11 Timer4 / PWM4

Timer4 is an 10-bit down-count timer with Prescaler4 whose dividing rate is programmable. The output of Timer4 can be used to generate PWM4 output. Timer4 builds in auto-reload function and Timer4 reload register stores reload data with double buffers. When user write Timer4 reload register, write Timer4 MSB 2 bits(TM4RH[7:6]) first and write TMR4 second, Timer4 reload register will be updated to Timer4 counter after Timer4 overflow occurs when T4EN=1. If T4EN=0, Timer4 reload register will be updated to Timer4 counter after write TMR4 immediately. A read to the Timer4 will show the content of the Timer4 current count value. The



block diagram of Timer4 is shown in the figure below.

Figure 19 Block Diagram of Timer4

The operation of Timer4 can be enabled or disabled by register bit T4EN (T4CR1[0]). After Timer4 is enabled, its clock source can be instruction clock, pin EX_CKI1 or I_HRC output, which is determined by register bit T4CS (T4CR2[5]) and TM4_HRC(T4CR1[3]). When T4CS is 1 and TM4_HRC is 0, EX_CKI1 is selected as clock source. When T4CS is 0 and TM4_HRC is 0, instruction clock is selected as clock source. When TM4_HRC is 1, I_HRC output is selected as clock source. When EX_CKI1 is selected, the active edge to decrease Timer4 is

70



determined by register bit T4CE (T4CR2[4]). When T4CE is 1, high-to-low transition on EX_CKI1 will decrease Timer1. When T4CE is 0, low-to-high transition on EX_CKI1 will decrease Timer4. The selected clock source can be divided further by Prescaler4 before it is applied to Timer4. Prescaler4 is enabled by writing 0 to register bit /PS4EN (T4CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS4SEL[2:0] (T4CR2[2:0]). Current value of Prescaler4 can be obtained by reading register PS4CV.

Timer4 provides two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T4OS (T4CR1[2]) is 1, One-Shot mode is selected. Timer4 will count down once from initial value stored on register TMR4[9:0] to 0x00, i.e. underflow is occurred. When register bit T4OS (T4CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T4RL (T4CR1[1]). When T4RL is 1, the initial value stored on register TMR4[9:0] will be restored and start next down-count from this initial value. When T4RL is 0, Timer1 will start next down-count from 0x3FF.

When Timer4 is underflow, the register bit T4IF (INTE2[6]) will be set to 1 to indicate Timer4 underflow event is occurred. If register bit T4IE (INTE2[2]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T4IF will not be clear until firmware writes 0 to T4IF.

The timing chart of Timer4 is shown in the following figure.




Figure 20 Timer4 Timing Chart

The PWM4 output is available on I/O pin PB3. When register bit PWM4OEN (T4CR1[7]) is set to 1, the corresponded PWM4 pin will became output pin automatically. The active state of PWM4 output is determined by register bit PWM4OAL (T4CR1[6]). When PWM4OAL is 1, PWM4 output is active low. When PWM4OAL is 0, PWM4 output is active high. Moreover, the duty cycle and frame rate of PWM4 are both programmable. The duty cycle is determined by registers TM4RH[3:2] and PWM4DUTY[7:0]. When PWM4DUTY is 0, PWM4 output will be never active. When PWM4DUTY is 0x3FF, PWM4 output will be active for 1023 Timer4 input clocks. The frame rate is determined by TM4RH[7:6] + TMR4[7:0] initial value. Therefore, PWM4DUTY value must be less than or equal to TM4RH[7:6] + TMR4[7:0]. When user write PWM4DUTY, write PWM4DUTY[9:8] MSB 2

71



bits(TM4RH[3:2]) first and write PWM4DUTY[7:0] second, PWM4 duty register will be updated after Timer4 overflow occurs. The block diagram of PWM4 is illustrated in the following figure.




Figure 21 PWM4 Block Diagram

3.12 Timer5 / PWM5

Timer5 is an 10-bit down-count timer with Prescaler5 whose dividing rate is programmable. The output of Timer5 can be used to generate PWM5 output. Timer5 builds in auto-reload function and Timer5 reload register stores reload data with double buffers. When user write Timer5 reload register, write Timer5 MSB 2 bits(TM5RH[5:4]) first and write TMR5 second, Timer5 reload register will be updated to Timer5 counter after Timer5 overflow occurs when T5EN=1. If T5EN=0, Timer1 reload register will be updated to Timer5 counter after write TMR5 immediately. A read to the Timer5 will show the content of the Timer5 current count value. The block diagram of Timer5 is shown in the figure below.




Figure 19 Block Diagram of Timer5



The operation of Timer5 can be enabled or disabled by register bit T5EN (T5CR1[0]). After Timer5 is enabled, its clock source can be instruction clock, pin EX_CKI1 or I_HRC output, which is determined by register bit T5CS (T5CR2[5]) and TM5_HRC(T5CR1[3]). When T5CS is 1 and TM5_HRC is 0, EX_CKI1 is selected as clock source. When T5CS is 0 and TM5_HRC is 0, instruction clock is selected as clock source. When TM5_HRC is 1, I_HRC output is selected as clock source. When EX_CKI1 is selected, the active edge to decrease Timer5 is determined by register bit T5CE (T5CR2[4]). When T5CE is 1, high-to-low transition on EX_CKI1 will decrease Timer1. When T5CE is 0, low-to-high transition on EX_CKI1 will decrease Timer5. The selected clock source can be divided further by Prescaler5 before it is applied to Timer5. Prescaler5 is enabled by writing 0 to register bit /PS5EN (T5CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS5SEL[2:0] (T5CR2[2:0]). Current value of Prescaler1 can be obtained by reading register PS5CV.

Timer5 provides two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T5OS (T5CR1[2]) is 1, One-Shot mode is selected. Timer5 will count down once from initial value stored on register TMR5[9:0] to 0x00, i.e. underflow is occurred. When register bit T5OS (T5CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T5RL (T5CR1[1]). When T5RL is 1, the initial value stored on register TMR5[9:0] will be restored and start next down-count from this initial value. When T5RL is 0, Timer1 will start next down-count from 0x3FF.

When Timer5 is underflow, the register bit T5IF (INTF3[5]) will be set to 1 to indicate Timer5 underflow event is occurred. If register bit T5IE (INTE3[5]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T5IF will not be clear until firmware writes 0 to T5IF.

The timing chart of Timer5 is shown in the following figure.




Figure 20 Timer5 Timing Chart

The PWM5 output is available on I/O pin PB2. When register bit PWM5OEN (T5CR1[7]) is set to 1, the corresponded PWM5 pin will became output pin automatically. The active state of PWM5 output is determined by register bit PWM5OAL (T5CR1[6]). When PWM5OAL is 1, PWM5 output is active low. When PWM5OAL is 0,



PWM5 output is active high. Moreover, the duty cycle and frame rate of PWM5 are both programmable. The duty cycle is determined by registers TM5RH[1:0] and PWM5DUTY[7:0]. When PWM5DUTY is 0, PWM5 output will be never active. When PWM5DUTY is 0x3FF, PWM5 output will be active for 1023 Timer5 input clocks. The frame rate is determined by TM5RH[5:4] + TMR5[7:0] initial value. Therefore, PWM5DUTY value must be less than or equal to TM5RH[5:4] + TMR5[7:0]. When user write PWM5DUTY, write PWM5DUTY[9:8] MSB 2 bits(TM5RH[1:0]) first and write PWM5DUTY[7:0] second, PWM5 duty register will be updated after Timer5 overflow occurs. The block diagram of PWM5 is illustrated in the following figure.




Figure 21 PWM5 Block Diagram

3.13 CCP Mode

The CCP (Capture/Compare/PWM) register (CCPR) is comprised of two 8-bit registers: CCPRL (low byte) and CCPRH (high byte). The CCPCON and PWMDB registers control the operation of CCP. The capture, compare mode use16-bit timer and PWM mode use10-bit timer respectively. The CCP timers and registers utilize the existing timers and registers. The following table shows the registers and timers resources shared with CCP modules. Note that when AT8BM62D is in CCP mode, related timer/PWM function are disabled.

CCP mode	CCP register/timer	Shared Timers	Shared Registers	
Capture/Compare	CCPL	-	PWM4DUTY[7:0]	
Capture/Compare	apture/Compare CCPH -		PWM5DUTY[7:0]	
PWM	PWMDUTY	-	PWM5DUTY[9:0]	
PWM	PWMDB	-	-	
Capture/Compare	Capture/Compare timer	Timer5[7:0] (MSB) + Timer4[7:0] (LSB)	-	
PWM	PWM timer	Timer5[9:0]	-	




3.13.1 Capture Mode

In capture mode, CCPRH:CCPRL (That is, PWM5DUTY[7:0]:PWM4DUTY[7:0]) captures the 16-bit value of capture timer register when an event occurs on pin P1A (PB2). An event is defined as:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

The block diagram of capture mode is as the following:



An event is selected by control bits CCPM[3:0]. When a capture is made, the interrupt request flag bit CCPIF is set.

In capture mode, the P1A(PB2) should be configured ad an input. If it is an output pin, a write to the port can cause a capture condition.

In capture mode, capture timer must be running in CPU clock synchronous mode, or the capture operation may not work.

The capture event counter (or prescaler) is cleared when not in capture mode. Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared.

3.13.2 Compare Mode


In compare mode, the 16-bit CCPR (That is, PWM5DUTY[7:0]:PWM4DUTY[7:0]) register value is constantly compared against the compare timer value. When a match occurs, the CCP1 (PB2) pin is:

75



- driven high
- driven low
- toggle output
- remain unchanged (only interrupt)
- Trigger ADC if ADC is enabled

The compare mode block diagram is as the below shown:



The action on the pin is based on the value of control bit CCPM[3:0]. When compare match occurs, interrupt flag bit CCPIF is set.

In compare mode, the user must configure the CCP (PB2) pin as an output.

In compare mode, compare timer must be running in CPU clock synchronous mode, or the compare operation may not work.

3.13.3 CCP PWM Mode

In CCP PWM mode, the CCP module produces up to a 10-bit resolution PWM output. The PWM pads are P1A(PB2), P1B(PA5), P1C(PA2) and P1D(PA4). The PWM period and duty are specified by Timer5[9:0] and PWM5DUTY[9:0] registers.

Register PWM5M[1:0] in the CCPCON register allows one of the following configurations:


76

- Single output: P1A output. P1B, P1C, P1D assigned as normal I/O.
- Half-Bridge output: P1A, P1B modulated with deadband control. P1C, P1D assign as normal I/O.



- Full-Bridge output, Forward mode: P1D modulated, P1A active. P1B, P1C inactive.
- Full-Bridge output, Reverse mode: P1B modulated, P1C active. P1A, P1D inactive.
 In single output mode, P1A (PB2) pin is used as PWM output. PB2 must be set as output.

In Half-Bridge mode, P1A (PB2) pin has the PWM output signal, P1B (PA5) pin has the complementary PWM output signal. In this mode, PB2 and PA5 must be set as outputs.




In the Half-Bridge output mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switch. PWMDB[7:0] is deadband delay count for Half-Bridge mode, the delay unit is in CPU cycle.

As the above timing shown, timer5 is a 10-bit down counter, P1A is PWM5 output, P1B is PWM5 complementary output. AT point B, Timer5 value is equal to PWM5DUTY. At point D, Timer5 count to zero and reload value. If there no deadband control, P1A output should be active from point B to Point D. P1B output should be active from point D to point F. A non-zero deadband will delay P1A rising point from B to C and delay P1B rising point from D to E. The deadband zone are the time from B to C and from D to E.

In Full-Bridge mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, P1A(PB2) is continuously activated and P1D(PA4) is modulated. In the Reverse mode, P1C(PA2) is continuously activated and P1B(PA5) is modulated. In this mode, PB2, PA5, PA2 and PA4 must be set as outputs. The following timing diagram shows Full-Bridge Forward and Reverse condition.

77






3.14 RFC Mode

AT8BM62D has built-in RFC mode. Once RFC mode is enabled, the selected input pad state will take control of the Timer1 counting. When the selected input pad is recognized as 0 state (The input pad voltage is smaller than V_{IL}), Timer1 keeps counting. When this selected pad is recognized as 1 (The input pad voltage is larger than V_{IH}), Timer1 stops counting. The following figure shows how RFC mode operates: PSEL3~0 is used to select one RFC input pad out of 16 AT8BM62D pads. RFCEN is used to switch the Timer1 enable signal between the normal enable signal T1EN and RFC selected input state.

78





One application of RFC mode is to measure the capacitor-resistor charging time, As the figure shows, when PSEL3~0=0x01, PA1 is selected as RFC input pad. At first the PA1 is set as output low (the voltage of PA1 is discharged to 0). Next step, clear Timer1 content, set PA1 as input and enable RFC mode. Then Timer1 will start counting, and the RC circuit will start charging PA1. As PA1 is charged to the V_{IH} voltage, the Timer1 counting is stopped because PA1 input is high. The Timer1 content will show the RC circuit charging time. (Note: Timer1 is down-count.)


Figure 31 RFC Block Diagram

3.15 IR Carrier

According to the IR PAD configuration, the IR output pad of AT8BM62D can be PB1 or PA3. The IR carrier will be generated after register bit IREN (IRCR[0]) is set to 1. Moreover, the IP pad will become output pin automatically. When IREN is clear to 0, the IP pad will become general I/O pin as it was configured.

The IR carrier frequency is selectable by register bit IRF57K (IRCR[1]). When IRF57K is 1, IR carrier frequency is 57KHz. When IRF57K is 0, IR carrier frequency is 38KHz. Because IR carrier frequency is derived from high frequency system oscillation F_{HOSC}, it is necessary to specify what frequency is used as system oscillation when external crystal is used. Register bit IROSC358M (IRCR[7]) is used to provide AT8BM62D this information. When IROSC358M is 1, frequency of external crystal is 3.58MHz and when IROSC358M is 0, frequency of external crystal is 455KHz. When internal high frequency oscillation is adopted, this register will be ignored

The active state (polarity) of IR carrier is selectable. When register bit IRCSEL (IRCR[2]) is 1, IR carrier will be present on the IR pad when its output data is 0. When register bit IRCSEL (IRCR[2]) is 0, IR carrier will be present on the IR pad when its output data is 1. The polarity of IR carrier is shown in the following figure.



79



Figure 32 Polarity of IR Carrier vs. Output Data

3.16 Low Voltage Detector (LVD)

The low voltage detector (LVD) and comparator function are integrated in the AT8BM62D. PS[1:0] (Register CMPCR[3:2]) = 10 and NS[1:0] (Register CMPCR[1:0])=10 set AT8BM62D in LVD mode. LVD is built-in a precise band-gap reference for accurately detecting V_{DD} level. If LVDEN(register PCON[5])=1 and V_{DD} voltage value falls below LVD voltage which is selected by LVDS[3:0] as table shown below, the LVD output will be low. If the LVD interrupt is enabled, the LVD interrupt flag will be high and if GIE=1 the program will start interrupt service routine. Moreover, LVD real-time output can be polled by register PCON1[6]. The following is LVD block diagram:




Figure 33 LVD block diagram

The following table is LVD voltage select table.

LVDS[3:0]	Voltage
0000	1.9V
0001	2.0V
0010	2.2V
0011	2.4V
0100	2.6V
0101	2.8V
0110	2.9V
0111	3.0V
1000	3.15V
1001	3.30V
1010	3.45V
1011	3.60V
1100	3.75V
1101	3.90V
1110	4.05V
1111	4.15V



Table 23 LVD voltage select

Note: The hysteresis voltage (from low to high) of LVD is about 0.1V. In battery charging applications (detected voltage is from low to high), the LVD voltage select table should be as followed:

LVDS[3:0]	Voltage		
0000	(1.9+0.1) V		
0001	(2.0+0.1) V		
0010	(2.2+0.1) V		
0011	(2.4+0.1) V		
0100	(2.6+0.1) V		
0101	(2.8+0.1) V		
0110	(2.9+0.1) V		
0111	(3.0+0.1) V		
1000	(3.15+0.1) V		
1001	(3.30+0.1) V		
1010	(3.45+0.1) V		
1011	(3.60+0.1) V		
1100	(3.75+0.1) V		
1101	(3.90+0.1) V		
1110	(4.05+0.1) V		
1111	(4.15+0.1) V		

The LVD control flow is as the following:

Step1: Select LVD voltage by LVDS[3:0]

Step2: Set CMPCR = 0x0A

Step3: Set PCON[5]=1 (enable LVD)
Step4: Check LVD status by PCON1[6]

Note: If LVD voltage LVDS[3:0] is changed, user must wait at least 50us(@F_{HOSC}=1MHz) to get correct LVD status by PCON1[6]

3.17 Voltage Comparator

AT8BM62D provides voltage comparator and internal reference voltage with various analog comparing mode. The comparator non-inverting and inverting input can share with GPIO.

CMPEN (register PCON[2]) is used to enable and disable comparator. When CMPEN=0(default), comparator is disabled. When CMPEN=1, the comparator is enabled. In halt mode the comparator is disabled automatically.

81

The structure of comparator is shown in the following figure:







Figure 20 Comparator block diagram

3.17.1 Comparator Reference Voltage (Vref)

The internal reference voltage Vref is built by series resistance to provide different level of reference voltage. RBIAS_H and RBIAS_L are used to select the maximum and minimum values of Vref, and LVDS[3:0] are used to select one of 16 voltage levels.



The **Vref** is determined by RBIAS_H, RBIAS_L and LVDS[3:0]. The LVDS[3:0] is used to select one out of 16 reference voltages, the table shown below.

82



	Condition				
Symbol	nbol LVD trim				
	RBIAS[H:L] LVDS[3:0	$VDD=5V V_{IN-} = VDD_{REF}(V)$			
	10 0000b	67.891/128*VDD = 0.530*VDD = 2.652			
	10 0001b	64.563/128*VDD = 0.504*VDD = 2.522			
	10 0010b	58.957/128*VDD = 0.461*VDD = 2.303			
	10 0011b	54.579/128*VDD = 0.426*VDD = 2.132			
	10 0100b	50.458/128*VDD = 0.394*VDD = 1.971			
	10 0101b	46.763/128*VDD = 0.365*VDD = 1.827			
	10 0110b	45.483/128*VDD = 0.355*VDD = 1.777			
	10 0111b	44.117/128*VDD = 0.345*VDD = 1.723			
	10 1000b	42.069/128*VDD = 0.329*VDD = 1.643			
	10 1001b	39.851/128*VDD = 0.311*VDD = 1.557			
	10 1010b	38.477/128*VDD = 0.301*VDD = 1.500			
	10 1011b	36.693/128*VDD = 0.287*VDD = 1.433			
	10 1100b	35.243/128*VDD = 0.275*VDD = 1.377			
	10 1101b	34.099/128*VDD = 0.266*VDD = 1.332			
Vref (V)	10 1110b	33.109/128*VDD = 0.259*VDD = 1.293			
	10 1111b	32.171/128*VDD = 0.251*VDD = 1.257			
	01 0000b	34.901/128*VDD = 0.273*VDD = 1.363			
	01 0001b	32.085/128*VDD = 0.251*VDD = 1.253			
	01 0010b	28.468/128*VDD = 0.222*VDD = 1.112			
	01 0011b	25.173/128*VDD = 0.197*VDD = 0.983			
	01 0100b	22.272/128*VDD = 0.174*VDD = 0.870			
	01 0101b	19.968/128*VDD = 0.156*VDD = 0.780			
	01 0110b	18.773/128*VDD = 0.147*VDD = 0.733			
	01 0111b	17.664/128*VDD = 0.138*VDD = 0.690			
	01 1000b	16.299/128*VDD = 0.127*VDD = 0.637			
	01 1001b	15.019/128*VDD = 0.117*VDD = 0.587			
	01 1010b	13.653/128*VDD = 0.107*VDD = 0.533			
	01 1011b	12.544/128*VDD = 0.098*VDD = 0.490			
	01 1100b	11.947/128*VDD = 0.093*VDD = 0.467			
	01 1101b	10.923/128*VDD = 0.085*VDD = 0.427			
	01 1110b	10.069/128*VDD = 0.079*VDD = 0.393			
	01 1111b	9.557/128*VDD = 0.075*VDD = 0.373			

Table 13 The reference voltage Vref selection table

Note:

- 1. The deviation of Vref is ±0.1V.
- 2. RBIAS_H and RBIAS_L must be set as "0" to avoid power consumption in Halt mode or Standby mode.



The non-inverting input of the comparator is determined by PS[1:0] (register CMPCR[3:2]).

The table is shown below

PS[1:0]	Non-inverting input
00	PA0
01	PA2
10	Vref
11	

Table 14 Non-inverting input select

The inverting input of the comparator is determined by NS[1:0] (register CMPCR[1:0]). The table is shown below

NS[1:0]	Inverting input
00	PA1
01	PA3
10	Bandgap (0.6V)
11	Vref

Table 15 Inverting input select

There are two ways to get the comparator output result: one is through register polling, the other is through probing output pad.

Comparator output can be polled by LVDOUT (register PCON1[6]).

To probe comparator output at output pad, set CMPOE (register OSCCR[6]) to 1, then PB1 will be the real-time state of the comparator output. It is noted that when CMPOE=1, the PWM3 function will be disabled if it is enabled.

3.18 Analog-to-Digital Convertor (ADC)

AT8BM62D provide 11+2 channel 12-bit SAR ADC to transfer analog signal into 12-bits digital data. The ADC high reference voltage is selectable. They can be external voltage from PA0, or internal generated voltage VDD, 1.2V, 3V or 2V. The Analog input is selected from analog signal input pin PA0~PA4, PB0~PB5, internal generated 1 / 4 *VDD or Ground . The ADC clock ADCLK can be selected to be F_{INST}/1, F_{INST}/2, F_{INST}/8 or F_{INST}/16. The Sampling pulse width can be selected to be ADCLK*1, ADCLK*2, ADCLK*4 or ADCLK*8. Set ADEN=1 before ADC take into operation. Then set START=1, the ADC will start to convert analog signal to digital. EOC=0 means ADC is in processing. EOC=1 indicate ADC is at end of conversion. If ADIE=1 and global

84



interrupt is enabled, the ADC interrupt will issue after EOC low go high. The block diagram is as following figure.




Figure 36 ADC block diagram

3.18.1 ADC reference voltage

ADC is built-in five high reference voltage source controlled by ADVREFH register. These high reference voltage source are one external voltage source (PA0) and four internal voltage source (VDD, 1.2V, 3V, 2V). When EVHENB bit is "1", ADC reference voltage is external voltage source from PA0. In this mode PA0 must input a voltage between VDD and 2V. If EVHENB bit is 0, ADC reference voltage is from internal voltage source selected by VHS[1:0]. If VHS[1:0] is "11", ADC reference voltage is VDD. If VHS[1:0] is "10", ADC reference voltage is 3V. If VHS[1:0] is "00", ADC reference voltage is 2V. The limitation of internal reference voltage application is VDD can't below each of internal voltage level, or the level is equal to VDD. ADC sampling voltage range is limited by high/low reference voltage. The ADC low reference voltage is VSS and not changeable. The ADC high reference voltage includes internal VDD/1.2V/3V/2V and external reference voltage source from PA0 pin. The ADC reference voltage range limitation is (ADC high reference voltage – low reference voltage) ≥ 2V. ADC low reference voltage is VSS=0V. So ADC high reference voltage range is 2V ~ VDD.

ADC analog input signal voltage must be from ADC low reference voltage to ADC high reference voltage. If the ADC analog input signal voltage is over this range, The ADC converting result is unexpected (full scale or zero).

85



EVHENB	VHS[1:0]	Reference voltage		
1	хх	PA0		
0	1 1	VDD		
0	1 0	1.2V		
0	0 1	3V		
0	0 0	2V		

Table 27 ADC reference voltage select

3.18.2 ADC analog input channel

ADC use CHS[3:0] and GCHS to select analog input source. GCHS is global channel select. Namely, GCHS must be 1 before any analog input source can be selected and converted.

GCHS	CHS[3:0]	ADC analog input source	
0	xxxx	Х	
1	0000	PA0	
1	0001	PA1	
1	0010	PA2	
1	0011	PA3	
1	0100	PA4	
1	0101	PB0	
1	0110	PB1	
1	0111	PB2	
1	1000	PB3	
1	1001	PB4	
1	1010	PB5	
1	1011	1 / 4 * VDD	
1	1100	VSS	
1	1101	N.C.	
1	111x	N.C.	

Table 28 ADC analog input source select

ADC input pins are shared with digital I/O pins. Connect an analog signal to these pin may cause extra current leakage in I/O pins. In the power down mode, the above leakage current will be a big problem. Register bit PACONx / PBCONx is PAx / PBx configuration register bit to solve above problem. Write "1" to PACONx / PBCONx register bit will configure related PAx / PBx pin as pure analog input pin to avoid current leakage, and it can't be use as normal I/O.

Except setting the PACONx / PBCONx register bit, the selected analog input pin must be set as input mode and the internal pull-high / pull-down must be disabled, otherwise the analog input level may be affected.



3.18.3 ADC clock (ADCLK), sampling clock (SHCLK) and bit number

Conversion speed and conversion accuracy are affected by the selection of the ADC clock (ADCLK), sampling pulse width (SHCLK) and conversion bit number. ADCLK is the base clock of ADC. During the operation of SAR ADC, bit operation is synchronized with ADCLK. SHCLK is the duration of analog signal sampling time, larger SHCLK will restore original analog signal level more closely but it will slow down the ADC conversion speed. Vise versa. The ADC can select different conversion bit number which is depended on ADCR[1:0] register bits. There are 2 bit number to select, which is 12-bit, 10-bit and 8-bit. Less conversion bit number will speed up the ADC conversion rate but the effective ADC bit is less. More conversion bit number will slow down the conversion rate but the accuracy is more.

The ADC clock is derived from Finst and is selectable from ADCK[1:0].

ADCK[1:0]	ADC clock		
0 0	Finst/16		
0 1	Finst/8		
10	F _{INST} /1		
11	F _{INST} /2		

Table 29 ADC clock select

The Sampling clock width is derived from ADCLK and is selectable from SHCK[1:0].

SHCK[1:0]	Sampling clock
0 0	1 ADCLK
0 1	2 ADCLK
1 0	4 ADCLK
1 1	8 ADCLK

Table 30 ADC sampling clock select

ADC bit number select is from ADCR[1:0].

ADCR[1:0]	Conversion bit number		
0 0	8-bit		
0 1	10-bit		
1 x	12-bit		

Table 31 conversion bit number select

The ADC converting time is from START(Start to ADC convert) to EOC=1 (End of ADC convert). The duration is depending on ADC resolution and ADC clock rate and sampling clock width.

ADC conversion time ≈ sampling clock width + (ADC bit number + 2) * ADCLK width.

19.2kHz

22.7kHz



			Conversion	F _{INST} =2MHz		F _{INST} =250K	
Bit No.	ADC clock	SHCLK	Time (ADCLK No.)	Time	Rate	Time	Rate
12	F _{INST} /16	8 ADCLK	22	176us	5.68kHz	1408us	710Hz
12	F _{INST} /1	1 ADCLK	15	7.5us	133.3kHz	60us	16.7kHz

6.5us

5.5us

153.8kHz

181.8kHz

52us

44us

The following table is some example conversion time and conversion rate of ADC.

1 ADCLK

1 ADCLK

Table 32 ADC Conversion time

13

11

3.18.4 ADC offset calibration

FINST/1

FINST/1

10

8

ADC offset error is defined as the deviation between the first ideal code transition and the first actual code transition. The first ideal code transition take place at 0.5LSB. ADC offset error varies with temperature, process and voltage. ADC offset error can be real-time adjusted in AT8BM62D through ADJMD register. ATW provides the NYIDE example code "ADC Interrupt_AutoK" for ADC offset calibration process.

3.18.5 ADC operation

Set ADC clock (ADCLK), sampling clock width (SHCLK), conversion bit number (ADCR), ADC high reference voltage (ADVREFH), select input channel and PACON related bit. Then set ADEN=1.

After setting ADEN=1, it must wait at least 256us (ADC internal bias stable time) before ADC can operate. Write START to 1 to start an ADC conversion session. During ADC is in processing EOC=0. Polling EOC=1 or wait for ADC interrupt at the end of ADC conversion.

3.19 Watch-Dog Timer (WDT)

There is an on-chip free-running oscillator in AT8BM62D which is used by WDT. As this oscillator is independent of other oscillation circuits, WDT may still keep working during Standby mode and Halt mode.

WDT can be enabled or disabled by a configuration word. When WDT is enabled by configuration word, its operation still can be controlled by register bit WDTEN (PCON[7]) during program execution. Moreover, the mechanism after WDT time-out can reset AT8BM62D or issue an interrupt request which is determined by another configuration word. At the same time, register bit /TO (STATUS[4]) will be clear to 0 after WDT time-out.

The baseline of WDT time-out period can be 3.5 ms, 15 ms, 60 ms or 250 ms which is determined by two configuration words. The time-out period can be lengthened if Prescaler0 is assigned to WDT. Prescaler0 will be assigned to WDT by writing 1 to register bit PS0WDT. The dividing rate of Prescaler0 for WDT is determined by register bits PS0SEL[2:0] and depends on WDT time-out mechanism. The dividing rate is from 1:1 to 1:128 if WDT time-out will reset AT8BM62D and dividing rate is from 1:2 to 1:256 if WDT time-out will interrupt AT8BM62D.

88



When Prescaler0 is assigned to WDT, the execution of instruction CLRWDT will clear WDT, Prescaler0 and set /TO flag to 1.

If user selects interrupt for WDT time-out mechanism, register bit WDTIF (INTF[6]) will set to 1 after WDT is expired. It may generate an interrupt request if register bit WDTIE (INTE[6]) and GIE both set to 1. WDTIF will not be clear until firmware writes 0 to WDTIF.

3.20 Interrupt

AT8BM62D provides two kinds of interrupt: one is software interrupt and the other is hardware interrupt. Software interrupt is caused by execution of instruction INT. There are 11 hardware interrupts:

- Timer0 overflow interrupt.
- Timer1 underflow interrupt.
- Timer4 underflow interrupt.
- Timer5/CCP underflow interrupt.
- WDT timeout interrupt.
- PA/PB input change interrupt.
- External 0 interrupt.
- External 1 interrupt
- External 2 interrupt
- LVD/comparator interrupt.
- ADC end-of-convert interrupt.

GIE is global interrupt enable flag. It has to be 1 to enable hardware interrupt functions. GIE can be set by ENI instruction and clear to 0 by DISI instruction.

After instruction INT is executed, no matter GIE is set or clear, the next instruction will be fetched from address 0x001. At the same time, GIE will be clear to 0 by AT8BM62D automatically. This will prevent nested interrupt from happening. The last instruction of interrupt service routine of software interrupt has to be RETIE. Execution of this instruction will set GIE to 1 and return to original execution sequence.

While any of hardware interrupts is occurred, the corresponding bit of interrupt flag will be set to 1. This bit will not be clear until firmware writes 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling the corresponding bit of interrupt flag. Note that only when the corresponding interrupt enable bit is set to 1, will the corresponding interrupt flag be read. And if the corresponding interrupt enable bit is set to 1 and GIE is also 1, hardware interrupt will occur and next instruction will be fetched from 0x008. At the same time, the register bit GIE will be clear by AT8BM62D automatically. If user wants to implement nested interrupt, instruction ENI can be used as the first instruction of interrupt service routine which will set GIE to 1 again and allow other interrupt events to interrupt AT8BM62D again. Instruction RETIE has to be the last instruction of interrupt service routine which will set GIE to 1 and return to original execution sequence.



It should be noted that ENI instruction cannot be placed right before RETIE instruction because ENI instruction in interrupt service routine will trigger nested interrupt, but RETIE will clear internal interrupt processing after jump out of ISR, so it is possible for interrupt flag to be falsely cleared.

3.20.1 Timer0 Overflow Interrupt

Timer0 overflow (from 0x00 to 0xFF) will set register bit T0IF. This interrupt request will be serviced if T0IE and GIE are set to 1.

3.20.2 Timer1 Underflow Interrupt

Timer1 underflow (from 0x3FF to 0x00) will set register bit T1IF. This interrupt request will be serviced if T1IE and GIE are set to 1.

3.20.3 Timer4 Underflow Interrupt

Timer4 underflow (from 0x3FF to 0x00) will set register bit T4IF. This interrupt request will be serviced if T4IE and GIE are set to 1.

3.20.4 Timer5 Underflow/CCP Interrupt

Timer5 underflow (from 0x3FF to 0x00) will set register bit T5IF. This interrupt request will be serviced if T5IE and GIE are set to 1. When CCP capture / compare mode is enabled, timer5 interrupt is replaced by CCP interrupt.

3.20.5 WDT Timeout Interrupt

When WDT is timeout and the configuration word selects WDT timeout will generate interrupt request, it will set register bit WDTIF. This interrupt request will be serviced if WDTIE and GIE are set to 1.

3.20.6 PA/PB Input Change Interrupt

When PAx, $0 \le x \le 7$, PBy, $0 \le y \le 7$ is configured as input pin and corresponding register bit WUPAx, WUPBx is set to 1, a level change on these selected I/O pin(s) will set register bit PABIF. This interrupt request will be serviced if PABIE and GIE are set to 1. Note when PB0, PB1, PA3, PA4 or PA5 is both set as level change interrupt and external interrupt, the external interrupt enable EIS0, EIS1 or EIS2=1 will disable PB0, PB1, PA3, PA4 or PA5 level change operation.

3.20.7 External 0 Interrupt

According to the configuration of EIS0=1 and INTEDG, the selected active edge on I/O pin PB0 or PB5 will set register bit INT0IF and this interrupt request will be served if INT0IE and GIE are set to 1.



3.20.8 External 1 Interrupt

According to the configuration of EIS1=1 and INTEDG, the selected active edge on I/O pin PB1 or PA3 will set register bit INT1IF and this interrupt request will be served if INT1IE and GIE are set to 1.

3.20.9 External 2 Interrupt

According to the configuration of EIS2=1 and INTEDG, the selected active edge on I/O pin PA5 will set register bit INT2IF and this interrupt request will be served if INT2IE and GIE are set to 1.

3.20.9 LVD/comparator Interrupt

When V_{DD} level falls below LVD voltage or comparator output change state, LVD/comparator IF will be set to 1. This interrupt request will be serviced if LVD/comparator IE and GIE are set to 1.

3.20.10 ADC end of conversion Interrupt

The ADC interrupt is triggered whenever an ADC end-of-convert signal is issued. This interrupt request will be serviced if ADIE and GIE are set to 1.

3.21 Oscillation Configuration

Because AT8BM62D is a dual-clock IC, there are high oscillation (F_{HOSC}) and low oscillation (F_{LOSC}) that can be selected as system oscillation (F_{OSC}). The oscillators which could be used as F_{HOSC} are internal high RC oscillator (I_{HRC}), external high crystal oscillator (I_{HRC}) and external crystal oscillator (I_{HRC}). The oscillators which could be used as I_{HOSC} are internal low RC oscillator (I_{HRC}) and external low crystal oscillator (I_{HRC}).

91






Figure 37 Oscillation Configuration of AT8BM62D

There are two configuration words to determine which oscillator will be used as F_{HOSC}. When I_HRC is selected as F_{HOSC}, I_HRC output frequency is determined by three configuration words and it can be 1M, 2M, 4M, 8M, 16M, 20MHz. Moreover, external crystal oscillator pads PA6 and PA7 can be used as I/O pins. On the other hand, PA7 can be the output pin of instruction clock according to a configuration word's setting. If F_{HOSC} required external crystal whose frequency ranges from 8MHz to 20MHz, E_HXT is recommended. If F_{HOSC} required external crystal whose frequency ranges from 455KHz to 6MHz, E_XT is recommended. When E_HXT or E_XT is adopted, PA6/PA7 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PA7 is crystal output pin (Xout) and PA6 is crystal input pin (Xin).

There is one configuration word to determine which oscillator will be used as F_{LOSC}. When I_LRC is selected, its frequency is centered on 32768Hz. If F_{LOSC} required external crystal, E_LXT is selected and only 32768Hz crystal is allowed. When E_LXT is adopted, PA6/PA7 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PA7 is crystal output pin (Xout) and PA6 is crystal input pin (Xin). The dual-clock combinations of F_{HOSC} and F_{LOSC} are listed below.

92

No.	F _{HOSC}	F _{LOSC}
1	I_HRC	I_LRC
2	E_HXT or E_XT	I_LRC
3	I_HRC	E_LXT

Table 33 Dual-clock combinations



When E_HXT, E_XT or E_LXT is used as one of oscillations, the crystal or resonator is connected to Xin and Xout to provide oscillation. Moreover, a resistor and two capacitors are recommended to connect as following figure in order to provide reliable oscillation, refer to the specification of crystal or resonator to adopt appropriate C1 or C2 value. The recommended value of C1 and C2 are listed in the table below.

Oscillation Mode	Crystal Frequency (Hz)	C1, C2 (pF)
	16M	5 ~ 10
E_HXT	10M	5 ~ 30
	8M	5 ~ 20
	4M	5 ~ 30
E_XT	1M	5 ~ 30
	455K	10 ~ 100
E_LXT	32768	10 ~ 30

Table 34 Recommended C1 and C2 Value for Different Kinds of Crystal Oscillation

For 20MHZ resonator in 2 clock CPU cycle mode, an 18pF C2 capacitor is a must.

To get precise and stable 32.768k frequency, choosing the right C1 and C2 value is important. You need to match the C1 / C2 capacitance to the specific crystal you chose. Every crystal datasheet lists something called the Load Capacitance (CL), C1 and C2 value is chosen with the following formula:

Where Cbt is the AT8BM62D crystal pad built-in capacitance, which is about 5pF. For example, for crystal CL=12.5P, C1=C2=20pF is recommended.

Please reference "Frequency vs. VDD of I_HRC" and "Frequency vs. Temperature of I_HRC" chapters for detail. For application requires ±1%, please also check writer and socket conditions.




Figure 38 Connection for External Crystal Oscillation

93

Either F_{HOSC} or F_{LOSC} can be selected as system oscillation F_{OSC} according to the value of register bit SELHOSC (OSCCR[0]). When SELHOSC is 1, F_{HOSC} is selected as F_{OSC}. When SELHOSC is 0, F_{LOSC} is selected as F_{OSC}. Once F_{OSC} is determined, the instruction clock F_{INST} can be F_{OSC}/2 or F_{OSC}/4 according to value of a configuration word.



3.22 Operating Mode

AT8BM62D provides four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, AT8BM62D will stop almost all operations except Timer0/Timer1/Timer4/ Timer5/WDT in order to wake-up periodically. At Halt mode, AT8BM62D will sleep until external event or WDT trigger IC to wake-up. The block diagram of four operating modes is described in the following figure.




Figure 39 Four Operating Modes



3.22.1 Normal Mode

After any Reset Event is occurred and Reset Process is completed, AT8BM62D will begin to execute program under Normal mode or Slow mode. Which mode is selected after Reset Process is determined by the Startup Clock configuration word. If Startup Clock=fast, AT8BM62D will enter Normal mode, if Startup Clock=Slow, AT8BM62D will enter Slow mode. At Normal mode, FHOSC is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes. After power on or any reset trigger is released, AT8BM62D will enter Normal mode after reset process is completed.

- Instruction execution is based on F_{HOSC} and all peripheral modules may be active according to corresponding module enable bit.
- The FLOSC is still active and running.
- IC can switch to Slow mode by writing 0 to register bit SELHOSC (OSCCR[0]).
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0] (OSCCR[3:2]).
- For real time clock applications, the AT8BM62D can run in normal mode, at the same time the low-frequency clock Low Oscillator Frequency connects to Timer0 clock. This is made possible by setting LCKTM0 to 1 and corresponding configuration word Timer0 source setting to 1.

3.22.2 Slow Mode

AT8BM62D will enter Slow mode by writing 0 to register bit SELHOSC. At Slow mode, FLOSC is selected as system oscillation in order to save power consumption but still keep IC running. However, FHOSC will not be disabled automatically by AT8BM62D. Therefore user can write 1 to register bit STPHOSC (OSCCR[1]) in slow mode to reduce power consumption further. But it is noted that it is forbidden to enter slow mode and stop FHOSC at the same time, one must enter slow mode first, then disable FHOSC, or the program may hang on.

- Instruction execution is based on F_{LOSC} and all peripheral modules may be active according to corresponding module enable bit.
- FHOSC can be disabled by writing 1 to register bit STPHOSC.
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0].
- IC can switch to Normal mode by writing 1 to SELHOSC.

3.22.3 Standby Mode

AT8BM62D will enter Standby mode by writing 10b to register bits OPMD[1:0]. At Standby mode, however, F_{HOSC} will not be disabled automatically by AT8BM62D and user has to enter slow mode and write 1 to register bit STPHOSC in order to stop F_{HOSC} oscillation. Most of AT8BM62D peripheral modules are disabled but Timer can be still active if register bit T0EN/T1EN/T4EN/T5EN is set to 1. Therefore AT8BM62D can wake-up after Timer0/Timer1/Timer4/Timer5 is expired. The expiration period is determined by the register TMR0/TMR1[9:0]/TMR4[9:0]/TMR5[9:0], F_{INST} and other configurations for Timer0/Timer1/Timer4/Timer5.

95



- Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.
- F_{HOSC} can be disabled by writing 1 to register bit STPHOSC.
- The F_{LOSC} is still active and running.
- IC can wake-up from Standby mode if any of (a) Timer0/Timer1/Timer4/Timer5 (overflow/underflow) interrupt, (b) WDT timeout interrupt, (c) PA/PB input change interrupt, (d) INT0/1/2 external interrupt is happened, (e) LVD/Comparator Interrupt or (f) ADC end of conversion Interrupt.
- After wake-up from Standby mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.
- It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time.

3.22.4 Halt Mode

AT8BM62D will enter Halt mode by executing instruction SLEEP or writing 01b to register bits OPMD[1:0]. After entering Halt mode, register bit /PD (STATUS[3]) will be clear to 0, register bit /TO (STATUS[4]) will be set to 1 and WDT will be clear but keep running.

At Halt mode, all of peripheral modules are disabled, instruction execution is stop and AT8BM62D can only wake-up by some specific events. Therefore, Halt mode is the most power saving mode provided by AT8BM62D.

- Instruction execution is stop and all peripheral modules are disabled.
- FHOSC and FLOSC are both disabled automatically.
 - IC can wake-up from Halt mode if any of (a) WDT timeout interrupt, (b) PA/PB input change interrupt or (c) INT0/1/2 or external interrupt is happened.
- After wake-up from Halt mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode
 if SELHOSC=0.

Note: Users can change STPHOSC and enter Halt mode in the same instruction.

• It is not recommended to change oscillator mode (normal to slow or slow to normal) and enter halt mode at the same time.

3.22.5 Wake-up Stable Time

The wake-up stable time of Halt mode is determined by Configuration word: High Oscillator Frequency or Low Oscillator Frequency. If one of E_HXT, E_XT and E_LXT is selected, the wake-up period would be 512*Fosc. And if no XT mode are selected, 16*Fosc would be set as wake up period. On the other hand, there is no need of wake-up stable time for Standby mode because either F_{HOSC} or F_{LOSC} is still running at Standby mode.



Before AT8BM62D enter Standby mode or Halt mode, user may execute instruction ENI. At this condition, AT8BM62D will branch to address 0x008 in order to execute interrupt service routine after wake-up. If instruction DISI is executed before entering Standby mode or Halt mode, the next instruction will be executed after wake-up.

3.22.6 Summary of Operating Mode

The summary of four operating modes is described in the following table.

Mode	Normal	Slow	Standby	Halt
F _{HOSC}	Enabled	STPHOSC	STPHOSC	Disabled
FLOSC	Enabled	Enabled	Enabled	Disabled
Instruction Execution	Executing	Executing	Stop	Stop
Timer0/1/4/5	TxEN	TxEN	TxEN	Disabled
WDT	Option and WDTEN	Option and WDTEN	Option and WDTEN	Option and WDTEN
Other Modules	Module enable bit	Module enable bit	Module enable bit	All disabled
Wake-up Source -		-	- Timer0 overflow - Timer1/4/5 underflow - WDT timeout - PA/PB input change - INT0/1/2 - LVD/Comparator interrupt - ADC end-of-convert	- WDT timeout - PA/PB input change - INT0/1/2

Table 35 Summary of Operating Modes

3.23 Reset Process

AT8BM62D will enter Reset State and start Reset Process when one of following Reset Event is occurred:

- Power-On Reset (POR) is occurred when V_{DD} rising is detected.
- Low-Voltage Reset (LVR) is occurred when operating V_{DD} is below pre-defined voltage.
- Pin RSTb is low state.
- WDT timeout reset.

Moreover, value of all registers will be initialized to their initial value or unchanged if its initial value is unknown. The status bits /TO and /PD could be initialized according to which event causes reset. The /TO and /PD value and its associated event is summarized in the table below.

97

Event	/то	/PD
POR, LVR	1	1
RSTb reset from non-Halt mode	unchanged	unchanged
RSTb reset from Halt mode	1	1
WDT reset from non-Halt mode	0	1
WDT reset from Halt mode	0	0
SLEEP executed	1	0
CLRWDT executed	1	1

Table 36 Summary of /TO & /PD Value and its Associated Event



After Reset Event is released, AT8BM62D will start Reset Process. It will wait certain amount of period for oscillation stable no matter what kind of oscillator is adopted. This period is called power-up reset time and is determined by three-bit configuration words which can be 300us, 4.5ms, 18ms, 72ms or 288ms. After power-up reset time, AT8BM62D will wait for further oscillator start-up time (OST) before it starts to execute program. OST=1 clock cycle of Fosc if the previous power-up time is 140us, OST=16 clock cycles of Fosc if the previous power-up time is 4.5ms, 18ms, 72ms or 288ms.




Figure 40 Block diagram of on-chip reset circuit

For slow V_{DD} power-up, it is recommended to use RSTb reset, as the following figure.

- It is recommended the R value should be not greater than 40KΩ.
- The R1 value= 100Ω to $1K\Omega$ will prevent high current, ESD or Electrical overstress flowing into reset pin.
 - The diode helps discharge quickly when power down.




Figure 41 Block Diagram of Reset Application



3.24 On-Chip Debug (OCD)

3.24.1 Function Description

AT8BM62D is embedded in an on-chip debugger(OCD) providing developers with a low cost method for debugging user code. The OCD gives debug capability of complete program flow control with 3 hardware address breakpoints, 1 conditional register break, single step, free running, and non-intrusive commands for memory access. The OCD system does not occupy any locations in the memory map and does not share any on-chip peripherals.

The OCD system uses a two-wire serial interface, SCL and SDA, to establish communication between the target device and the controlling debugger host. SDA is an input/output pin for debug data transfer and SCL is an input pin for synchronization with SDA. The AT8BM62D also use SCL and SDA as control pins to write and read MTP (note that writer needs further pin (VPP) for high-voltage writing of MTP cells).

OCD program space is 0x6C0 ~ 0x7FF. When user use this program space, OCD function will be disabled.

3.24.2 Limitation of OCD

AT8BM62D is a fully-featured microcontroller that multiplexes several functions on its limited I/O pins. Some device functionality must be sacrificed to provide resources for OCD system. The OCD has the following limitations:

- 1. The SCL/SDA pins are physically located on the same pin PB5/PB4 or PA4/PA2. Therefore, neither its I/O function nor shared multi-functions can be emulated.
- 2. System clock cannot be turned off because OCD uses this clock to monitor its internal status: When the system is in halt mode, it is invalid to perform ram/registers accesses because parts of the device may not be clocked. A read access could return garbage or a write access might not succeed. But the following accesses are not effected by the system halt: Read current program address, current PCL, current break condition and current halt status.

99



4. Instruction Set

AT8BM62D provides 53 powerful instructions for all kinds of applications.

	OP				
Inst.	1	2	Operation	Cyc.	Flag
Arithmet			ıctions		
ANDAR	R	d	dest = ACC & R	1	z
IORAR	R	d	dest = ACC R	1	Z
XORAR	R	d	dest = ACC ⊕ R	1	Z
ANDIA	i		ACC = ACC & i	1	z
IORIA	i		ACC = ACC i	1	Z
XORIA	i		ACC = ACC ⊕ i	1	Z
RRR	R	d	Rotate right R	1	С
RLR	R	d	Rotate left R	1	С
BSR	R	bit	Set bit in R	1	-
BCR	R	bit	Clear bit in R	1	-
INCR	R	d	Increase R	1	Z
DECR	R	d	Decrease R	1	Z
COMR	R	d	dest = ~R	1	Z
Conditio	nal	Insti	ructions		
BTRSC	R	bit	Test bit in R, skip if clear	1 or 2	-
BTRSS	R	bit	Test bit in R, skip if set	1 or 2	-
INCRSZ	R	d	Increase R, skip if 0	1 or 2	-
DECRS Z	R	d	Decrease R, skip if 0	1 or 2	-
Data Tra	nsfe	er Ins	structions		
MOVAR	R		Move ACC to R	1	-
MOVR	R	d	Move R	1	Z
MOVIA	i		Move immediate to ACC	1	-
SWAPR	R	d	Swap halves R	1	-
IOST	F		Load ACC to F-page SFR	1	7
IOSTR	F		Move F-page SFR to ACC	1	-
SFUN	S		Load ACC to S-page SFR	1	1
SFUNR	S		Move S-page SFR to ACC	1	-
T0MD			Load ACC to T0MD	1	-
T0MDR			Move T0MD to ACC	1	-
TABLEA			Read ROM	2	

as or applic	au	JI 13			
Inst.	0	P 2	Operation	Cyc.	Flag
Arithmeti	c In		uctions		
ADDAR	R		dest = R + ACC	1	Z, DC, C
SUBAR	R		dest = R + (~ACC)	1	Z, DC, C
ADCAR	R		dest = R + ACC + C	1	Z, DC, C
SBCAR	R		dest = R + (~ACC) + C	1	Z, DC, C
ADDIA	i	u	ACC = i + ACC	1	
SUBIA	<u> </u>			1	Z, DC, C
ADCIA	<u> </u>		ACC = i + (~ACC)	1	Z, DC, C
	-		ACC = i + ACC + C	-	Z, DC, C
SBCIA	i		ACC = i + (~ACC) + C	1	Z, DC, C
DAA			Decimal adjust for ACC	1	С
CMPAR	R		Compare R with ACC	1	Z, C
CLRA			Clear ACC	1	Z
CLRR	R		Clear R	1	Z
Other Ins	truc	tio	ns		
NOP			No operation	1	-
SLEEP			Go into Halt mode	1	/TO, /PD
CLRWDT			Clear Watch-Dog Timer	1	/TO, /PD
ENI			Enable interrupt	1	-
DISI			Disable interrupt	1	-
INT	4		Software Interrupt	3	-
RET		1	Return from subroutine	2	-
RETIE			Return from interrupt and enable interrupt	2	-
RETIA		i	Return, place immediate in ACC	2	-
CALLA			Call subroutine by ACC	2	-
GOTOA			unconditional branch by ACC	2	-
LCALL	а	dr	Call subroutine	2	-
LGOTO	а	dr	unconditional branch	2	-

Table 37 Instruction Set

100



ACC: Accumulator.

adr: immediate address.

bit: bit address within an 8-bit register R.

C: Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is **NOT** occurred for subtraction instruction.

C=0, carry is not occurred for addition instruction or borrow IS occurred for subtraction instruction.

d: Destination

If d is "0", the result is stored in the ACC.

If d is "1", the result is stored back in register R.

DC: Digital carry flag.

dest: Destination.

F: F-page SFR, F is $0x5 \sim 0xF$.

i: 8-bit immediate data.

PC: Program Counter.

PCHBUF: High Byte Buffer of Program Counter.

/PD: Power down flag bit

/PD=1, after power-up or after instruction CLRWDT is executed.

/PD=0, after instruction SLEEP is executed.

Prescaler: Prescaler0 dividing rate.

R: R-page SFR, R is 0x0 ~0x7F.

S: S-page SFR, S is $0x0 \sim 0x1F$.

T0MD: T0MD register.

TBHP: The high-Byte at target address in ROM.

TBHD: Store the high-Byte data at target address in ROM.

/TO: Time overflow flag bit

/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.

/TO=0, WDT timeout is occurred.

WDT: Watchdog Timer Counter.

Z: Zero flag

.



ADCAR	Add ACC and R with Carry	ADDAR	Add ACC and R
Syntax:	ADCAR R, d	Syntax:	ADDAR R, d
Operand:	0 ≤ R ≤127 d = 0, 1.	Operand:	0 ≤ R ≤127 d = 0, 1.
Operation:	R + ACC + C dest	Operation:	ACC + R→dest
Status affected:	Z, DC, C	Status affected:	Z, DC, C
Description:	Add the contents of ACC and register R with Carry. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.	Description:	Add the contents of ACC and R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Cycle	1	Cycle:	1
Example:	ADCAR R, d before executing instruction: ACC=0x12, R=0x34, C=1, d=1, after executing instruction: R=0x47, ACC=0x12, C=0.	Example:	ADDAR R, d before executing instruction: ACC=0x12, R=0x34,C=1, d=1, after executing instruction: R=0x46, ACC=0x12, C=0.

ADCIA	Add ACC and Immediate with Carry	ADDIA	Add ACC and Immediate
Syntax:	ADCIA i	Syntax:	ADDIA i
Operand:	0 ≤ i ≤ 255	Operand:	0 ≤ i ≤ 255
Operation:	ACC + i + C ACC	Operation:	ACC + i ACC
Status affected:	Z, DC, C	Status affected:	Z, DC, C
Description:	Add the contents of ACC and the 8-bit immediate data i with Carry. The result is placed in ACC.	Description:	Add the contents of ACC with the 8-bit immediate data i. The result is placed in ACC.
Cycle:	1	Cycle:	1
Example:	ADCIA i before executing instruction: ACC=0x12, i=0x34, C=1, after executing instruction: ACC=0x47, C=0.	Example:	ADDIA i before executing instruction: ACC=0x12, i=0x34, C=1, after executing instruction: ACC=0x46, C=0.



ANDAR	AND ACC and R	BCR	Clear Bit in R
Syntax:	ANDAR R, d	Syntax:	BCR R, bit
Operand:	0 ≤ R ≤ 127 d = 0, 1.	Operand:	0 ≤ R ≤ 127 0 ≤ bit ≤ 7
Operation:	ACC & R→dest	Operation:	$0 \rightarrow R[bit]$
Status affected:	Z	Status affected:	
Description:	The content of ACC is AND'ed with R. If d is 0, the result is stored in ACC. If d is 1, the result is stored	Description:	Clear the bit th position in R.
		Cycle:	1
	back to R.	Example:	BCR R, B2
Cycle:	1		before executing instruction: R=0x5A, B2=0x3,
Example:	ANDAR R, d before executing instruction: ACC=0x5A, R=0xAF, d=1. after executing instruction: R=0x0A, ACC=0x5A, Z=0.		after executing instruction: R=0x52.

ANDIA	AND Immediate with ACC	BSR	Set Bit in R
Syntax:	ANDIA i	Syntax:	BSR R, bit
Operand:	0 ≤ i ≤ 255	Operand:	0 ≤ R ≤ 127
Operation:	ACC & i→ACC		0 ≤ bit ≤ 7
Status affected:	Z	Operation:	$1 \rightarrow R[bit]$
Description:	The content of ACC register is	Status affected:	-
	AND'ed with the 8-bit immediate	Description: Cycle:	Set the bit th position in R.
	data i. The result is placed in ACC.	Example:	BSR R, B2
Cycle:	1		before executing instruction:
Example:	ANDIA i before executing instruction: ACC=0x5A, i=0xAF, after executing instruction: ACC=0x0A, Z=0.		R=0x5A, B2=0x2, after executing instruction: R=0x5E.



BTRSC	Test Bit in R and Skip if Clear	CALLA	Call Subroutine
Syntax:	BTRSC R, bit	Syntax:	CALLA
Operand:	0 ≤ R ≤ 127	Operand:	
Operation:	0 ≤ bit ≤ 7 Skip next instruction, if R[bit] = 0.	Operation:	PC + 1 → Top of Stack {TBHP, ACC} → PC
Status affected:		Status affected:	
Description:	If R[bit] = 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.	Description:	The return address (PC + 1) is pushed onto top of Stack. The contents of TBHP[2:0] is loaded into PC[10:8] and ACC is loaded into PC[7:0].
Cycle:	1 or 2(skip)	Cycle:	2
Example:	BTRSC R, B2 Instruction1 Instruction2 before executing instruction: R=0x5A, B2=0x2, after executing instruction: because R[B2]=0, instruction1 will not be executed, the program will start execute instruction from instruction2.	Example:	CALLA before executing instruction: TBHP=0x02, ACC=0x34. PC=A0. Stack pointer=1. after executing instruction: PC=0x234, Stack[1]=A0+1, Stack pointer=2

BTRSS	Test Bit in R and Skip if Set
Syntax:	BTRSS R, bit
Operand:	0 ≤ R ≤ 127 0 ≤ bit ≤ 7
Operation:	Skip next instruction, if R[bit] = 1.
Status affected:	
Description:	If R[bit] = 1, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.
Cycle:	1 or 2(skip)
Example:	BTRSS R, B2 Instruction2 Instruction3 before executing instruction:

R=0x5A, B2=0x3,

instruction3.

after executing instruction:
because R[B2]=1, instruction2
will not be executed, the program
will start execute instruction from

CLRA	Clear ACC
Syntax:	CLRA
Operand:	-
Operation:	00h→ACC
Status affected:	1 → Z Z
Description:	ACC is clear and Z is set to 1.
Cycle:	1
Example:	CLRA before executing instruction: ACC=0x55, Z=0. after executing instruction:
	ACC=0x00, Z=1.



CLRR	Clear R	COMR	Complement R
Syntax:	CLRR R	Syntax:	COMR R, d
Operand:	0 ≤ R ≤ 127	Operand:	0 ≤ R ≤ 127
Operation:	00h→R	Operations	d = 0, 1.
	1→Z	Operation:	~R → dest
Status affected:	Z	Status affected:	Z
Description:	The content of R is clear and Z is set to 1.	Description:	The content of R is complemented. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to
Cycle:	1		R.
Example:	CLRR R before executing instruction:	Cycle:	1
	R=0x55, Z=0. after executing instruction: R=0x00, Z=1.	Example:	COMR, d before executing instruction: R=0xA6, d=1, Z=0. after executing instruction: R=0x59, Z=0.

CLRWDT	Clear Watch-Dog Timer	CMPAR	Compare ACC and R
Syntax:	CLRWDT	Syntax:	CMPAR R
Operand:		Operand:	0 ≤ R ≤ 127
Operation:	$00h\rightarrow WDT$,	Operation:	$R - ACC \rightarrow (No restore)$
	00h → WDT prescaler	Status affected:	Z, C
	1 →/TO	Description:	Compare ACC and R by
	1 → /PD		subtracting ACC from R with 2's complement representation. The
Status affected:	/TO, /PD		content of ACC and R is not
Description:	Executing CLRWDT will reset		changed.
	WDT, Prescaler0 if it is assigned to WDT. Moreover, status bits /TO	Cycle:	1
	and /PD will be set to 1.	Example:	CMPAR R
Cycle:	1		before executing instruction: R=0x34, ACC=12, Z=0, C=0.
Example:	CLRWDT		after executing instruction:
	before executing instruction: /TO=0		R=0x34, ACC=12, Z=0, C=1.
	after executing instruction: /TO=1	₹	



DAA	Convert ACC Data Format from Hexadecimal to Decimal	DECRSZ	Decrease R, Skip if 0
Syntax:	DAA	Syntax:	DECRSZ R, d
Operand:		Operand:	0 ≤ R ≤ 127
Operation:	ACC(hex) ACC(dec)		d = 0, 1.
Status affected:	С	Operation:	R - 1 → dest,
Description:	Convert ACC data format from hexadecimal to decimal after		Skip if result = 0
	addition operation and restore	Status affected:	
	result to ACC. DAA instruction must be placed immediately after addition operation if decimal format is required. Please note that interrupt should be disabled before addition instruction and enabled after DAA instruction to avoid unexpected result.	Description:	Decrease R first. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R. If result is 0, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction.
Cycle:	1	Cycle:	1 or 2(skip)
Example:	ADDAR R,d DAA ENI before executing instruction: ACC=0x28, R=0x25, d=0. after executing instruction: ACC=0x53, C=0.	Example:	DECRSZ R, d instruction2 instruction3 before executing instruction: R=0x1, d=1, Z=0. after executing instruction: R=0x0, Z=1, and instruction will skip instruction2 execution because the operation result is zero.

DECR	Decrease R	DISI	Disable Interrupt Globally
Syntax:	DECR R, d	Syntax:	DISI
Operand:	0 ≤ R ≤ 127	Operand:	
	d = 0, 1.	Operation:	Disable Interrupt, 0 → GIE
Operation:	R - 1 → dest	Status affected:	
Status affected:	Z	Description:	GIE is clear to 0 in order to disable
Description:	Decrease R. If d is 0, the result is stored in ACC. If d is 1, the result	Cycle:	all interrupt requests.
	is stored back to R.	,	DISI
Cycle:	1	Example:	before executing instruction:
Example:	DECR R, d		GIE=1,
•	before executing instruction: R=0x01, d=1, Z=0. after executing instruction: R=0x00, Z=1.	<u> </u>	After executing instruction: GIE=0.



ENI	Enable Interrupt Globally	INCR	Increase R
Syntax:	ENI	Syntax:	INCR R, d
Operand:		Operand:	0 ≤ R ≤ 127
Operation:	Enable Interrupt, 1 → GIE		d = 0, 1.
Status affected:	-	Operation:	R + 1 → dest.
Description:	GIE is set to 1 in order to enable all	Status affected:	Z
Cycle:	interrupt requests.	Description:	Increase R. If d is 0, the result is stored in ACC. If d is 1, the result is stored back to R.
Example:	ENI before executing instruction:	Cycle:	1
	GIE=0, After executing instruction: GIE=1.	Example:	INCR R, d before executing instruction: R=0xFF, d=1, Z=0. after executing instruction: R=0x00, Z=1.

GOTOA	Unconditional Branch	INCRSZ	Increase R, Skip if 0
Syntax:	GOTOA	Syntax:	INCRSZ R, d
Operand:		Operand:	0 ≤ R ≤ 127
Operation:	$\{TBHP, ACC\} \rightarrow PC$		d = 0, 1.
Status affected:		Operation:	R + 1 → dest.
Description:	GOTOA is an unconditional branch		Skip if result = 0
	instruction. The content of TBHP[2:0] is loaded into PC[10:8]	Status affected:	
	and ACC is loaded into PC[7:0].	Description:	Increase R first. If d is 0, the result
Cycle:	2		is stored in ACC. If d is 1, the result is stored back to R.
Example:	GOTOA		If result is 0, the next instruction
·	before executing instruction:		which is already fetched is discarded and a NOP is executed
	PC=A0. TBHP=0x02, ACC=0x34.		instead. Therefore it makes this
	after executing instruction:	\	instruction a two-cycle instruction.
	PC=0x234	Cycle:	1 or 2(skip)
		Example:	INCRSZ R, d
			instruction2, instruction3.
			before executing instruction:
			R=0xFF, d=1, Z=0.
			after executing instruction: R=0x00, Z=1. And the program
			will skip instruction2 execution
			because the operation result is
			zero.



INT	Software Interrupt	IORIA	OR Immediate with ACC
Syntax:	INT	Syntax:	IORIA i
Operand:		Operand:	0 ≤ i ≤ 255
Operation:	PC + 1 → Top of Stack,	Operation:	ACC∣i→ACC
.	001h→PC	Status affected:	Z
Status affected:	-	Description:	OR ACC with 8-bit immediate data
Description:	Software interrupt. First, return address (PC + 1) is pushed onto		i. The result is stored in ACC.
	the Stack. The address 0x001 is	Cycle:	1
loaded into PC[10:0].	Example:	IORIA i	
Cycle:	3		before executing instruction:
Example:	INT		i=0x50, ACC=0xAA, Z=0.
·	before executing instruction: PC=address of INT code		after executing instruction: ACC=0xFA, Z=0.
	after executing instruction: PC=0x01		

IORAR	OR ACC with R	IOST	Load F-page SFR from ACC
Syntax:	IORAR R, d	Syntax:	IOST F
Operand:	0 ≤ R ≤ 127	Operand:	5 ≤ F ≤ 15
	d = 0, 1.	Operation:	ACC → F-page SFR
Operation:	ACC R → dest	Status affected:	-
Status affected:	Z	Description:	F-page SFR F is loaded by content
Description:	OR ACC with R. If d is 0, the result	Decemparent	of ACC.
	is stored in ACC. If d is 1, the result is stored back to R.	Cycle:	1
Cycle:	1	Example:	IOST F
Example:	IORAR R, d before executing instruction: R=0x50, ACC=0xAA, d=1, Z=0. after executing instruction: R=0xFA, ACC=0xAA, Z=0.		before executing instruction: F=0x55, ACC=0xAA. after executing instruction: F=0xAA, ACC=0xAA.



IOSTR	Move F-page SFR to ACC	LGOTO	Unconditional Branch
Syntax:	IOSTR F	Syntax:	LGOTO adr
Operand:	5 ≤ F ≤ 15	Operand:	0 ≤ adr ≤ 2047
Operation:	F-page SFR → ACC	Operation:	$adr \rightarrow PC[10:0].$
Status affected:	-	Status affected:	
Description:	Move F-page SFR F to ACC.	Description:	LGOTO is an unconditional branch
Cycle:	1		instruction. The 11-bit immediate
Example:	IOSTR F		address adr is loaded into PC[10:0].
	before executing instruction: F=0x55, ACC=0xAA.	Cycle:	2
	after executing instruction: F=0x55, ACC=0x55.	Example:	LGOTO Level before executing instruction: PC=A0. after executing instruction: PC=address of Level.

LCALL	Call Subroutine
Syntax:	LCALL adr
Operand:	0 ≤ adr ≤ 2047
Operation:	PC + 1 \rightarrow Top of Stack, adr \rightarrow PC[10:0]
Status affected:	
Description:	The return address (PC + 1) is pushed onto top of Stack. The 11-bit immediate address adr is loaded into PC[10:0].
Cycle:	2
Example:	before executing instruction: PC=A0. Stack level=1 after executing instruction: PC=address of SUB, Stack[1]= A0+1, Stack pointer =2.

MOVAR	Move ACC to R
Syntax:	MOVAR R
Operand:	0 ≤ R ≤ 127
Operation:	ACC→R
Status affected:	-
Description:	Move content of ACC to R.
Cycle:	1
Example:	MOVAR R before executing instruction: R=0x55, ACC=0xAA. after executing instruction: R=0xAA, ACC=0xAA.



MOVIA	Move Immediate to ACC	NOP	No Operation
Syntax:	MOVIA i	Syntax:	NOP
Operand:	0 ≤ i ≤ 255	Operand:)
Operation:	i→ACC	Operation:	No operation.
Status affected:		Status affected:	
Description:	The content of ACC is loaded with	Description:	No operation.
	8-bit immediate data i.	Cycle:	1
Cycle:	1	Example:	NOP
Example:	MOVIA i		before executing instruction:
·	before executing instruction:		PC=A0
	i=0x55, ACC=0xAA.		after executing instruction:
	after executing instruction:		PC=A0+1
	ACC=0x55.		

MOVR	Move R to ACC or R	RETIE	Return from Interrupt and Enable Interrupt Globally
Syntax:	MOVR R, d	Syntax:	RETIE
Operand:	0 ≤ R ≤ 127	Operand:	
	d = 0, 1.	Operation:	Top of Stack → PC
Operation:	R→dest		1 → GIE
Status affected:	Z	Status affected:	-
Description:	The content of R is move to destination. If d is 0, destination is ACC. If d is 1, destination is R and it can be used to check whether R	Description:	The PC is loaded from top of Stack as return address and GIE is set to 1.
	is zero according to status flag Z	Cycle:	2
	after execution.	Example:	RETIE
Cycle:	1	/	before executing instruction:
Example:	MOVR R, d before executing instruction: R=0x0, ACC=0xAA, Z=0, d=0. after executing instruction: R=0x0, ACC=0x00, Z=1.		GIE=0, Stack level=2. after executing instruction: GIE=1, PC=Stack[2], Stack pointer=1.



RETIA	Return with Data in ACC			
Syntax:	RETIA i			
Operand:	0 ≤ i ≤ 255			
Operation:	i→ACC,			
	Top of Stack → PC			
Status affected:				
Description:	ACC is loaded with 8-bit immediate data i and PC is loaded from top of Stack as return address.			
Cycle:	2			
Example:	RETIA i before executing instruction: Stack pointer =2. i=0x55, ACC=0xAA. after executing instruction: PC=Stack[2], Stack pointer =1. ACC=0x55.			
	*			

RLR	Rotate Left R Through Carry
Syntax:	RLR R, d
Operand:	0 ≤ R ≤ 127 d = 0, 1.
Operation:	$C \rightarrow dest[0], R[7] \rightarrow C,$ $R[6:0] \rightarrow dest[7:1]$
C	R

Status affected:

Description: The content of R is rotated one bit

to the left through flag Carry. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.

1 Cycle:

Example: RLR R, d

> before executing instruction: R=0xA5, d=1, C=0. after executing instruction:

R=0x4A, C=1.

RET	Return from Subroutine
Syntax:	RET
Operand:	
Operation:	Top of Stack → PC
Status affected:	·
Description:	PC is loaded from top of Stack as return address.
Cycle:	2
Example:	RET before executing instruction: Stack level=2. after executing instruction: PC=Stack[2], Stack level=1.

RRR	Rotate	Rig	ht R	Thre	ough	Cai	rry	
Syntax:	RRR		R, d					
Operand:	0 \le R d = 0,		27	7				
Operation:	$C \rightarrow R[0] \rightarrow$	dest C	[7],	R[7	:1] ¯	→ d	est[6	6:0],
C		F	₹					
b7	b6 b5	b4	b3	b2	b1	b0		

Status affected: С

Description: The content of R is rotated one bit to

the right through flag Carry. If d is 0, the result is placed in ACC. If d is 1,

the result is stored back to R.

Cycle: 1

111

Example: RRR R, d

before executing instruction:

R=0xA5, d=1, C=0. after executing instruction:

R=0x52, C=1.



SBCAR	Subtract ACC and Carry from R	SBCIA	Subtract ACC and Carry from Immediate
Syntax:	SBCAR R, d	Syntax:	SBCIA i
Operand:	0 ≤ R ≤ 127 d = 0, 1.	Operand:	0 ≤ i ≤ 255
Operation:	$R + (\sim ACC) + C \rightarrow dest$	Operation:	$i + (\sim ACC) + C \rightarrow dest$
Status affected:	Z, DC, C	Status affected:	Z, DC, C
Description:	Subtract ACC and Carry from R with 2's complement representation. If d is 0, the result is placed in ACC. If d is 1, the	Description:	Subtract ACC and Carry from 8-bit immediate data i with 2's complement representation. The result is placed in ACC.
	result is stored back to R.	Cycle:	1
Cycle:	1	Example:	SBCIA i
Example:	SBCAR R, d (a) before executing instruction: R=0x05, ACC=0x06, d=1, C=0,		(a) before executing instruction: i=0x05, ACC=0x06, C=0, after executing instruction: ACC=0xFE, C=0. (-2)
	after executing instruction: R=0xFE, C=0. (-2) (b) before executing instruction:		(b) before executing instruction: i=0x05, ACC=0x06, C=1, after executing instruction: ACC=0xFF, C=0. (-1)
	R=0x05, ACC=0x06, d=1, C=1, after executing instruction: R=0xFF, C=0. (-1) (c) before executing instruction:		(c) before executing instruction: i=0x06, ACC=0x05, C=0, after executing instruction: ACC=0x00, C=1. (-0), Z=1.
	R=0x06, ACC=0x05, d=1, C=0, after executing instruction: R=0x00, C=1. (-0), Z=1.		(d) before executing instruction: i=0x06, ACC=0x05, C=1, after executing instruction: ACC=0x1, C=1. (+1)
	(d) before executing instruction: R=0x06, ACC=0x05, d=1, C=1, after executing instruction:	A	
	R=0x1, C=1. (+1)		
		SFUN	Load S-page SFR from ACC

	SFUN	Load S-page SFR from ACC
,	Syntax:	SFUN S
·	Operand:	0 ≤ S ≤ 31
	Operation:	ACC → S-page SFR
	Status affected:	
	Description:	S-page SFR S is loaded by content of ACC.
	Cycle:	1
	Example:	SFUN S before executing instruction: S=0x55, ACC=0xAA. after executing instruction: S=0xAA, ACC=0xAA.



SFUNR	Move S-page SFR from ACC	SUBAR	Subtract ACC from R
Syntax:	SFUNR S	Syntax:	SUBAR R, d
Operand: Operation:	0 ≤ S ≤ 31	Operand:	0 ≤ R ≤ 127 d = 0, 1.
Status affected:	S-page SFR → ACC	Operation: Status affected:	R – ACC $$ dest Z, DC, C
Description: Cycle: Example:	Example: SFUNR S	Description:	Subtract ACC from R with 2's complement representation. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.
	before executing instruction: S=0x55, ACC=0xAA. after executing instruction: S=0x55, ACC=0x55.	Cycle: Example:	SBCAR R, d (a) before executing instruction: R=0x05, ACC=0x06, d=1, after executing instruction: R=0xFF, C=0. (-1) (b) before executing instruction: R=0x06, ACC=0x05, d=1, after executing instruction: R=0x01, C=1. (+1)

SLEEP	Enter Halt Mode	SUBIA	Subtract ACC from Immediate
Syntax:	SLEEP	Syntax:	SUBIA i
Operand:		Operand:	0 ≤ i ≤ 255
Operation:	$_{00h} \rightarrow_{WDT,}$	Operation:	i-ACC→ACC
	00h → WDT prescaler	Status affected:	Z, DC, C
	1 →/TO	Description:	Subtract ACC from 8-bit immediate
	$_{0}\rightarrow$ /PD		data i with 2's complement representation. The result is placed
Status affected:	/TO, /PD		in ACC.
Description:	WDT and Prescaler0 are clear to 0. /TO is set to 1 and /PD is clear	Cycle:	1
	to 0.	Example:	SUBIA i
	IC enter Halt mode.		(a) before executing instruction:
Cycle:	1		i=0x05, ACC=0x06.
Example:	SLEEP		after executing instruction: ACC=0xFF, C=0. (-1)
	before executing instruction: /PD=1, /TO=0. after executing instruction: /PD=0, /TO=1.		(b) before executing instruction: i=0x06, ACC=0x05, d=1, after executing instruction: ACC=0x01, C=1. (+1)



SWAPR	Swap High/Low Nibble in R	T0MD	Load ACC to T0MD
Syntax:	SWAPR R, d	Syntax:	TOMD
Operand:	0 ≤ R ≤ 127 d = 0, 1.	Operand: Operation:	 ACC → TOMD
Operation:	R[3:0] dest[7:4].	Status affected:	The content of TOMD is leaded by
Status affected:	R[7:4] → dest[3:0]	Description:	The content of T0MD is loaded by ACC.
Description:	The high nibble and low nibble of R is exchanged. If d is 0, the result is placed in ACC. If d is 1, the result is stored back to R.	Cycle: Example:	1 T0MD before executing instruction: T0MD=0x55, ACC=0xAA.
Cycle:	1		after executing instruction:
Example:	SWAPR R, d before executing instruction: R=0xA5, d=1. after executing instruction: R=0x5A.		T0MD=0xAA.

TABLEA	Read ROM data	T0MDR	Move T0MD to ACC
Syntax:	TABLEA	Syntax:	TOMDR
Operand:		Operand:	-
Operation:	ROM data{ TBHP, ACC } [7:0] → ACC	Operation: Status affected:	TOMD → ACC
	ROM data{TBHP, ACC} [13:8] → TBHD.	Description:	Move the content of T0MD to ACC.
Status affected:		Cycle: Example:	TOMDR
Description:	The 8 least significant bits of ROM pointed by {TBHP[2:0], ACC} is placed to ACC. The 6 most significant bits of ROM pointed by {TBHP[2:0], ACC} is placed to TBHD[5:0].		before executing instruction T0MD=0x55, ACC=0xAA. after executing instruction ACC=0x55.
Cycle:	2		
Example:	TABLEA before executing instruction: TBHP=0x02, CC=0x34. TBHD=0x01. ROM data[0x234]= 0x35AA after executing instruction: TBHD=0x35, ACC=0xAA.		



XORAR Exclusive-OR ACC with R

Syntax: XORAR R, d

Operand: 0 ≤ R ≤ 127

d = 0, 1.

Operation: $ACC \oplus R \rightarrow_{dest}$

Status affected: Ζ

Exclusive-OR ACC with R. If d is 0, Description:

the result is placed in ACC. If d is

1, the result is stored back to R.

Cycle:

Example: XORAR R, d

before executing instruction: R=0xA5, ACC=0xF0, d=1. after executing instruction:

R = 0x55.

XORIA	Exclusive-OR	Immediate	with
	ACC		

Syntax: **XORIA**

Operand: 0 ≤ i ≤ 255 Operation:

 $ACC \oplus i \rightarrow ACC$

Status affected: Ζ

Description: Exclusive-OR ACC with 8-bit

immediate data i. The result is

stored in ACC.

Cycle: 1

Example: XORIA i

before executing instruction:

i=0xA5, ACC=0xF0. after executing instruction:

ACC=0x55.



5. Configuration Words

Item	Name	Options						
1	High Oscillator Frequency	1. I_HRC 2. E_HXT 3. E_XT						
2	Low Oscillator Frequency	1. I_LRC 2. E_LXT						
3	High IRC Frequency	1. 20MHz 2. 16MHz 3. 8MHz 4. 4MHz 5. 2MHz 6. 1MHz						
4	Divider	1. div 1 2. div 2 3. div 4 4. div 8 5. div 16 6. div 32						
5	High Crystal Oscillator	 8MHz > F_{HOSC} > 6MHz 10MHz > F_{HOSC} ≥ 8MHz 12MHz > F_{HOSC} ≥ 10MHz 16MHz > F_{HOSC} ≥ 12MHz 20MHz > F_{HOSC} ≥ 16MHz 20MHz 						
6	Instruction Clock	1. 2 oscillator period 2. 4 oscillator period						
7	WDT	 Watchdog Enable (Software control) Watchdog Disable (Always disable) 						
8	WDT Event	Watchdog Reset						
9	Timer0 Source	1. EX_CKI0 2. Low Oscillator (I_LRC/E_LXT)						
10	PA.5	1. PA.5 is I/O 2. PA.5 is reset						
11	PA.7	1. PA.7 is I/O 2. PA.7 is instruction clock output						
12	IR Pad	1. PB1 2. PA3						
13	Startup Time	1. 140us 2. 4.5ms 3. 18ms 4. 72ms 5. 288ms						
14	WDT Time Base	1. 3.5ms 2. 15ms 3. 60ms 4. 250ms						
15	Noise Filter (High_EFT)	1. Enable 2. Disable						
16	LVR Setting	 Register Control Register Control + Halt mode Off Always On Register Control + Halt mode Off Operation mode On + Halt mode Off 						
17	LVR Voltage	1. 1.6V 2. 1.8V 3. 2.0V 4. 2.2V 5. 2.4V 6. 2.7V 7. 3.0V 8. 3.3V 9. 3.6V 10. 4.2V						
18	VDD Voltage	1. 3.0V 2. 4.5V 3. 5.0V						
19								
20								
21	Sink current	1. Small 2. Normal 3. Large						
22	Drive current	1. Small 2. Normal						
23	Comparator Input pin select	1. Enable 2. Disable						
24	Read Output Data	1. I/O Port 2. Register						
25	E_LXT Backup Control	1. Auto Off 2. Register Off						
26	EX_CKI0 to Inst. Clock	1. Sync 2. Async.						
27	Startup Clock	1. Fast (I_HRC/E_HXT/E_XT) 2. Slow (I_LRC/E_LXT)						
28	Input High Voltage (VIH)	1. 0.7VDD 2. 0.5VDD						
33	Input Low Voltage (VIL)	1. 0.3VDD 2. 0.2VDD						
36	Input Voltage (VIH/VIL)	1. Schmitt 2. No Schmitt						
37	PWM1 output	1. PB1 2. PB4						
38	PWM2 output	1. PA4 2. PB5						
39	PWM3 output	1. PA2 2. PA7						

116



Item	Name	Options
40	INT0 input	1. PB0 2. PB5
41	INT1 input	1. PB1 2. PA3
42	INT2 input	1. NO 2. PA5
43	External clock 1	1. PA1 2. PA2

Table 38 Configuration Words





6. Electrical Characteristics

6.1 Absolute Maximum Rating

Symbol	Parameter	Rated Value	Unit
V _{DD} - V _{SS}	Supply voltage	-0.5 ~ +6.0	V
V _{IN}	Input voltage	Vss-0.3V ~ V _{DD} +0.3	V
T _{OP}	Operating Temperature	-40 ~ +85	°C
Тѕт	Storage Temperature	-40 ~ +125	°C

6.2 DC Characteristics

(All refer F_{INST} = F_{HOSC} /4, F_{HOSC} =16MHz@I_HRC, WDT enabled, ambient temperature T_A =25°C unless otherwise specified.)

Symbol	Parameter	V _D	Min.	Тур.	Max.	Unit	Condition
			3.3				F _{INST} =20MHz @ I_HRC/2
			2.2				F _{INST} =20MHz @ I_HRC/4
			2.7				F _{INST} =16MHz @ I_HRC/2 & E_HXT/2
			2.0				F _{INST} =16MHz @ I_HRC/4 & E_HXT/4
V_{DD}	Operating		0		5.5	V	F _{INST} =8MHz @ I_HRC/2 & E_HXT/2
VDD	voltage		2.0		5.5	V	F _{INST} =8MHz @ I_HRC/4 & E_HXT/4
			1.8				F _{INST} =4MHz @ I_HRC/2 & E_XT /2
			1.0				F _{INST} =4MHz @ I_HRC/4 & E_XT /4
			1.6				F _{INST} =32KHz @ I_LRC/4 & I_LRC/2
			1.0				F _{INST} =32KHz @ E_LXT/4 & E_LXT/2
		5V	4.0			V	RSTb (0.8 V _{DD})
		3V	2.4	2.4		v	1.01b (0.0 Vbb)
ViH	Input high voltage	5V	3.5			V	All other I/O pins, EX_CKI0/1, INT0/1
		3V	2.1			•	CMOS option (0.7 V _{DD})
		5V	2.5			V	All other I/O pins, EX_CKI0/1
		3V	1.5				TTL option (0.5 V _{DD})
		5V	2.0			V	All other I/O pins, EX_CKI, INT No Schmitt Trigger (0.4V _{DD})
		3V	1.2		10		No Scrimit Higger (0.4VDD)
		5V			1.0	V	RSTb (0.2 V _{DD})
		3V 5V			0.6		
		3V			1.5 0.9	V	All other I/O pins, EX_CKI0/1, INT0/1 CMOS option (0.3 VDD)
VIL	Input low voltage	5V			1.0		, , ,
	· ·····g·	3V			0.6	V	All other I/O pins, EX_CKI0/1 TTL option (0.2 V _{DD})
		5V			2.0		All other I/O pins, EX_CKI, INT
		3V			1.2	V	No Schmitt Trigger (0.4V _{DD})
	Output high	5V		1.7			V _{OH} =4.0V
I _{OH}	current (Small current)	3V		1.0		mA	V _{OH} =2.0V
-511	Output high	5V	-	19		mA	V _{OH} =4.0V
[Output High	U V	7			''" \	VOI: 1.0 V

118



Symbol	Parameter	V _D	Min.	Тур.	Max.	Unit	Condition		
	current (Normal current)	3V		11			V _{OH} =2.0V		
	Output low	5V		7.7					
	current (Small current)	3V		4.5		mA	V _{OL} =1.0V		
	Output low	5V		29					
loL	current (Normal current)	3V		18		mA	V _{OL} =1.0V		
	Output low	5V		40					
	current (Large current)	3V	/	24	7	mA	V _{OL} =1.0V		
							Normal Mode		
		5V		2.75			5 00MH 0 LUDO/0		
		3V		1.52		mA	F _{HOSC} =20MHz @ I_HRC/2		
		5V		2.30			F 40MIL O LUDO/0		
		3V		1.33		mA	F _{HOSC} =16MHz @ I_HRC/2		
		5V		1.82		^	5 00MH 0 LUDO/4		
		3V		1.07		mA	F _{HOSC} =20MHz @ I_HRC/4		
		5V		1.53		^	F -4CMIL- @ L LIDO/4		
\ \		3V		0.9		mA	F _{HOSC} =16MHz @ I_HRC/4		
	Y	5V		1.05		mA	F -OMIL- @ LUDC/4		
	Operating current	3V	-	0.65			F _{HOSC} =8MHz @ I_HRC/4		
		5V		0.81		Л	Europ-4MHz @ L HBC/4		
lop		3V		0.53		mA	F _{HOSC} =4MHz @ I_HRC/4		
101		5V		0.67		mA	F _{HOSC} =2MHz @ I HRC/4		
		3V		0.46		шА	PHOSC-ZIVINZ (@ I_FIRC/4		
		5V		0.61		mA	F _{HOSC} =1MHz @ I_HRC/4		
		3V		0.43		ША	THOSE TWITZ & I_TITOTY		
							Slow Mode		
		5V		8.5		uA	F _{ноsc} disabled,		
		3V		5.9		uД	F _{LOSC} =32KHz @ I_LRC/2		
		5V		12.9		uA	F _{HOSC} disabled,		
		3V		6.8		3, 1	FLOSC=32KHz @ E_LXT/2		
		5V		5.6		uA	FHOSC disabled,		
		3V		3.5	-		FLOSC=32KHz @ I_LRC/4		
		5V		10	\	uA	F _{HOSC} disabled,		
		3V		4.5	3		FLOSC=32KHz @ E_LXT/4		
I _{STB}	Standby current	5V 3V		3.0 1.36		uA	Standby mode, F _{HOSC} disabled, F _{LOSC} =32KHz @ I_LRC/4		
		5V		1.30	0.2				
		3V		7	0.1	uA	Halt mode, WDT disabled.		
IHALT	Halt current	5V			5.0	_			
		3V	7		2.0	uA	Halt mode, WDT enabled.		

119



Symbol	Parameter	V _D	Min.	Тур.	Max.	Unit	Condition	
		5V	ŀ	61		ΚΩ	Pull-High resistor (not include PA5)	
R _{PH} Pull-High	Pull-High	3V		109		L/77	Pull-High resistor (not include PAS)	
КРН	resistor	5V		88	/	ΚΩ	Pull-High resistor (PA5)	
		3V	ŀ	88	-	1/(2)	Full-I light resistor (FA3)	
R _{PL}	Pull-Low resistor	5V	I	58	1	ΚΩ	Dull I our register	
		3V		111			Pull-Low resistor	





6.3 OSC Characteristics

(Measurement conditions V_{DD} Voltage, T_{A} Temperature are equal to programming conditions.)

Parameter	Min.	Тур.	Max.	Unit	Condition
I_HRC deviation by socket			±1	%	Socket installed directly on writer.
I_HRC deviation by handler			±3	%	Handler condition with correct setup.
I_LRC deviation by handler			±5	%	

6.4 Comparator / LVD Characteristics

(V_{DD}=5V, V_{SS}=0V, T_A=25°C unless otherwise specified.)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
V _{IVR}	Comparator input voltage range	0		5	V	F _{HOSC} =1MHz
T _{ENO}	Comparator enable to output valid		20		us	F _{HOSC} =1MHz
Ico	Operating current of comparator		135		uA	F _{HOSC} =1MHz, P2V mode
I _{LVD}	Operating current of LVD		150		uA	F _{HOSC} =1MHz, LVD=4.3V
ELVD	LVD voltage error			3	%	F _{HOSC} =1MHz, LVD=4.3V

6.5 MTP Characteristics

(V_{DD}=5V, V_{SS}=0V, T_A=25°C unless otherwise specified.)

Read Current @ 5.0V, 10MHz		I _{DR} =2mA (typ.)	
Write Current		IVDD=1mA (typ.); IVPP=1.5mA (typ.)	
Standby Current		Isb=1uA (typ.)	
Data Retention		10 Years under 125°C (Pre-condition: V _{DD} =5.0V/100T Cycles)	
Operating Temperature		Tj=-40°C to 125°C (for Read); Tj=25°C (for Write)	
Read Vo	oltage	V _{DD} :1.8V~5.5V	
	Cycle Time	125 ns (min.) @ 2.6V≤VDD≤5.5V	
Read Time		250 ns (min.) @ 1.8V≤VDD<2.6V	
Read Time	Access Time	105 ns (max.) @ 2.6V≤VDD≤5.5V	
	Access Time	230 ns (max.) @ 1.8V≤VDD<2.6V	
Write Vo	oltage	V _{DD} : 2.7V~5.5V / V _{PP} : 9.3V~9.7V	
Write Time		14-bit Write Time (changed code) : 1.2 ms (typ.)	
		14-bit Write Time (non-changed code) : 20 us (min.)	
Endurance		100 Cycles	

121



6.6 ADC Characteristics

(V_{DD} =5V, V_{SS} =0V, T_A =25°C unless otherwise specified.)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition	
V _{REFH}	VREFH input voltage	2V		V _{DD}	V	Ext. reference voltage	
V _{REF1.2}	Int. 1.2V reference voltage, V _{DD} =5V		1.2		V		
V _{REF3}	Int. 3V reference voltage, V _{DD} =5V	2.97	3	3.03	V		
V _{REF2}	Int. 2V reference voltage, V _{DD} =5V	1.98	2	2.02	V		
V _{REF}	Int. V _{DD} reference voltage, V _{DD} =5V		V_{DD}		V		
	Internal reference supply voltage	V _{REF} +0.5		-	V	Minimum supply voltage	
	ADC analog input voltage	0		VREFH	V		
IOP(ADC)	ADC current consumption		0.5	1	mA		
ADCLK	ADC Clock Frequency	32K		1M	Hz		
ADCYCLE	ADC Conversion Cycle Time	16			1/ADCLK	SHCLK=2 ADC clock	
ADC _{sample}	ADC Sampling Rate			125	K/sec	V _{DD} =5V	
DNL	Differential Nonlinearity	±1			LSB		
INL	Integral Nonlinearity	±2			LSB	V _{DD} =5.0V, AVREFH=5V, FADSMP=62.5K	
NMC	No Missing Code	10	11	12	Bits	A	


122



6.7 Characteristic Graph


6.7.1 Frequency vs. VDD of I_HRC & I_LRC

CPU Frequency vs. VDD




6.7.2 Frequency vs. Temperature of I_HRC & I_LRC

CPU Frequency vs. Temperature






6.7.3 Low Dropout Regulator vs. Temperature



6.7.4 Pull High Resistor vs. VDD









6.7.5 VIH/VIL vs. VDD





V_{IL} vs. VDD






6.8 Recommended Operating Voltage

Recommended Operating Voltage (Temperature range: -20°C ~ +85°C)

Frequency	Min. Voltage	Max. Voltage	LVR: default	LVR: Recommended
			(25°C)	(-40°C ~ +85°C)
20M/2T	3.3V	5.5V	3.6V	3.6V
16M/2T	3.0V	5.5V	3.3V	3.6V
20M/4T	2.2V	5.5V	2.4V	2.7V
16M/4T	2.0V	5.5V	2.2V	2.4V
8M/4T	2.0V	5.5V	2.2V	2.4V
4M/4T	1.8V	5.5V	2.0V	2.2V

6.9 LVR vs. Temperature




126



6.10 LVD vs. Temperature


LVD vs. Temperature






7. Package Dimension

7.1 8-Pin Plastic SOP (150 mil)




7.2 14-Pin Plastic SOP (150 mil)




128



7.3 16-Pin Plastic SOP (150 mil)



7.4 16-Pin Plastic QFN (3*3 mil)



129



8. Ordering Information

P/N	Package Type	Pin Count	Package Width	Shipping
AT8BM62DS8	SOP	8	150 mil	Tape & Reel: 2.5K pcs per Reel Tube: 100 pcs per Tube
AT8BM62DS14	SOP	14	150 mil	Tape & Reel: 2.5K pcs per Reel Tube: 50 pcs per Tube
AT8BM62DS16	SOP	16	150 mil	Tape & Reel: 2.5K pcs per Reel Tube: 50 pcs per Tube
AT8BM62DN16	QFN	16	3*3 mil	Tape & Reel: 3.0K pcs per Reel

